

PREGLED VARIANT V SESTAVNICI

Var.	Ident variente	Naziv
014	24469044	ENOTA KEMIČKA BP-04
		dokument

PREGLED IZDAJ IN SPREMEMB V SESTAVNICI

Izd.	Obvestilo	Datum obvestila	St. sp.	Opis spremembe	Velja za variantno	Datum izdaje	Referent	Avtor Izdaje	Podpis avtorje
01	12-079	26.12.09		NOVA SESTAVNICA	A / / / /	9.12.09	03	KMELO F.	

škra Delta

NASLOVNI LIST SESTAVNICE

ENOTA KEMIČKA BP-04

12-079

9.12.09

03

ENOTA KEMIČKA BP-04

12-079

9.12.09

03

ENOTA KEMIČKA BP-04

12-079

9.12.09

03

V. SESTAVNICA
 A - sestavni (pre datum)
 N - aktiven (pre datum)
 - neaktiven (do datum)
 - neaktiviran (do datum)

A - aktiven (pre datum)
 B - aktiven, aktivni del
 C - aktiven, ostatak
 D - neaktiven, (prez struktur) - neaktiven
 E - neaktiven del (trez struktur) - neaktiven
 G - ukljucen - ukljucen
 U - dokumentacije, memorij
 V - dokumenti materijal
 - detaljne
 Z - dokumenti, rezerve
 L - detaljne, rezerve
 I - rezervi
 M - rezervi
 S - rezervi, rezervi za metru
 - rezervi za metru
 - rezervi za metru
 - rezervi za metru

Poz.	Ident	Naziv	Količina za vnos												Velja do
			Napotilo	S	K	P	I	EM	BF	A					
01A	24469044	ENOTA KEMILNA BP-01		A	S	2	1	0	*						
001															
002	18908044	IC	74F00 TTL	DIP	P										
003	18910044	IC	74F04 TTL	DIP	P										
004	18911044	IC	74F08 TTL	DIP	P										
005	18912044	IC	74F10 TTL	DIP	P										
006	18920044	IC	74F138 TTL	DIP	P										
007	18923044	IC	74F153 TTL	DIP	P										
008	18924044	IC	74F157 TTL	DIP	P										
009	189345044	IC	74F161 TTL	DIP	P										
010	20959044	IC	74F175	DIP	P										
011	18930044	IC	74F199 TTL	DIP	P										
012	18931044	IC	74F244 TTL	DIP	P										
013	18932044	IC	74F245 TTL	DIP	P										
014	18933044	IC	74F251 TTL	DIP	P										
015	18937044	IC	74F299 TTL	DIP	P										
016	18941044	IC	74F373 TTL	DIP	P										
017	18942044	IC	74F374 TTL	DIP	P										
018	19890044	IC	74F321 TTL	DIP	P										
019	18917044	IC	74F74 TTL	DIP	P										
020	19946044	IC	74F86 TTL	DIP	P										
021	10164044	IC	74L5259 TTL	DIP	P										
022	111505044	IC	74L8273 TTL	DIP	P										
023	14927044	IC	74S05 TTL	DIP	P										
024	18903044	IC	74S273 TTL	DIP	P										
025	1493044	IC	74S31 TTL	DIP	P										
026	14694044	IC	75452 LIN	DIP	P										
027	10148044	IC	8640 LIN	DIP	P										
028	10150044	IC	8641 LIN	DIP	P										
029	10435044	IC	8637 LIN	DIP	P										
Iskra Delta			Avtor Izdaje				Datum Izpisa				Ident sestavnice				Dekada List
			KNEGO P.				12-079				24469044				01 *
			Obvest.- Nalog				9-12-86				24469044				01 *

SESTAVNICA

ENOTA KEMILNA BP-01

V. SESTAVNICA

1 - individualna proizvodnja
 2 - hujdevanje u izdelivanju
 3 - istocevna proizvodnja
 4 - novi izdelci
 5 - rezervi
 6 - m. (trenutak)
 7 - m. (producirana mesto)
 8 - m. (prazno)
 9 - m. (povecava se)

0 - zavrsena
 1 - bivalna sredstva
 2 - rezervi za odrzivost
 3 - rezervi za izdelke
 4 - rezervi za servis
 5 - rezervi za vrednosti
 6 - rezervi za usluge
 7 - rezervi za vrednosti

8 - rezervi za metru
 9 - rezervi za metru
 10 - rezervi za metru
 11 - rezervi za metru
 12 - rezervi za metru

13 - rezervi za metru
 14 - rezervi za metru
 15 - rezervi za metru
 16 - rezervi za metru
 17 - rezervi za metru

18 - rezervi za metru
 19 - rezervi za metru

BP-01
 ENOTA Sestavnice
 0 - hujdevanje s koeficijentom
 1 - istoceno
 2 - rezervi
 3 - rezervi za rezervni dio
 4 - rezervi
 5 - rezervi za servis
 6 - rezervi za usluge

7 - rezervi za vrednosti
 8 - rezervi za vrednosti
 9 - rezervi za vrednosti
 10 - rezervi za vrednosti
 11 - rezervi za vrednosti
 12 - rezervi za vrednosti
 13 - rezervi za vrednosti
 14 - rezervi za vrednosti
 15 - rezervi za vrednosti
 16 - rezervi za vrednosti

17 - rezervi za vrednosti

18 - rezervi za vrednosti
 19 - rezervi za vrednosti
 20 - rezervi za vrednosti
 21 - rezervi za vrednosti
 22 - rezervi za vrednosti
 23 - rezervi za vrednosti
 24 - rezervi za vrednosti
 25 - rezervi za vrednosti
 26 - rezervi za vrednosti
 27 - rezervi za vrednosti
 28 - rezervi za vrednosti
 29 - rezervi za vrednosti
 30 - rezervi za vrednosti
 31 - rezervi za vrednosti
 32 - rezervi za vrednosti
 33 - rezervi za vrednosti

B - fikacije, listini del
C - europečni, oddih, otočki, vodice za razvod
D - kućnični del (bez deljencev)
E - kućnični del (bez deljencev)
G - ustroj
I - ustroj
L - lastnična imovina
M - lastnična imovina
N - lastnična imovina

S - lastnik, lastnični domaćini ID
S - lastnik, lastnični domaćini (restavrnica)
T - lastnik, lastnični domaćini, inventura
U - lastnični domaćini, inventura
V - lastnični domaćini, inventura
Z - lastnični domaćini, inventura

P - poslovna jedinica, podjetje ID
P - poslovna jedinica, podjetje (restavrnica)
R - poslovna jedinica, podjetje, inventura
S - poslovna jedinica, podjetje, inventura
T - poslovna jedinica, podjetje, inventura
U - poslovna jedinica, podjetje, inventura
V - poslovna jedinica, podjetje, inventura
Z - poslovna jedinica, podjetje, inventura

1 - dokument v vednostem dokument ID
2 - lastnični produkt ID - lastnični proizvod
3 - lastnični produkt ID - lastnični domaćini
4 - lastnični produkt ID - lastnični domaćini - neštevno
5 - lastnični produkt ID - lastnični domaćini invent SOZD
6 - poslovni dokument ID
7 - uspešno s dodatkom ID
8 - lastnični domaćini - neštevno
9 - lastnični domaćini, inventura
0 - garnitura

B - lastnik, lastnični domaćini
C - europečni, oddih, otočki, vodice za razvod
D - kućnični del (bez deljencev)
E - kućnični del (bez deljencev)

N - lastnični domaćini
- lastnični domaćini

Poz.	Ident	Naziv	Napotilo	Količina za vnos								Velja do
				A	S	K	P	I	EM	BF	A	
01A	24469044	ENOTČ KRMILNA BP-01		A	S	2	1	0	*			
059	0911044	UPOR 90 09-8*56R J										
060	0921044	UPOR 90 09-8*82R J										
061	092045044	UPOR 90 08*470R J										
062	032738044	MPL MLT-0*125*1NK8 J										
063	15605044	UPOR MPL MLT-0*125*180R J										
064	15602044	UPOR MPL MLT-0*125*390R J										
065	146531044	UPOR MPL MLT-0*125*470R J										
066	15628044	UPOR MPL MLT-0*125*100K J										
067	15620044	UPOR MPL MLT-0*125*10K J										
068	15611044	UPOR MPL MLT-0*125*18K J										
069	146533044	UPOR MPL MLT-0*125*1K2 J										
070	211469044	UPOR PL 02006*1MS										
071	1413957044	UPOR PL 02006*56K J										
072	322741044	UPOR MPL MLT-0*125*47R J										
073	322742044	UPOR MPL MLT-0*125*8K2 J										
074	14092044	KONDENZ TANTAL*22MHY 1.6V										
075	22912044	KRISTAL*27.125 MHZ										
076	13923044	UPOR PL 02006*120R J										
077	18973044	KONDENZ KER*3N3 SOU										
078	15665044	KONDENZ KERRY47N 32V										
079	10542044	KONDENZ KER*270P 500V										
080	14036044	KONDENZ KER*47N 32V										
081	10079044	KONDENZ AL EL*100MY 25V										
082	2025044	KONDENZ AL EL*47HY 16V										
083	13913044	UPOR PL 02006*10R J										
084	20408044	UPOR PL 02006*53K J										
085	32682044	DIXIAL PTTIY 12-DESNO										
086	32680044	DIXIAL PTTIY 12-LEVO										
087	22916044	IC 6389-2 PROG										

Iskra Delta

SESTAVNICA

ENOTČ KRMILNA BP-01

Avtor Izdaje Obvest.- Nalog Datum Izpisa Izdaja Ident sestavnice Dekada List
KNEGD P. 12-079 9.12.86 01 24469044 01

A - aktivni (bez daturne)
 N - neaktivni (bez daturne)
 - neaktivni
 B - rezervni (rezervni del)
 C - kucnečki, očitniki, očitniki
 D - kucnečki del (bez strukture)
 E - kucnečki del (bez strukture)
 G - ukljuge
 H - ukljuge
 I - kucnečki
 J - kucnečki, rezervni, itc.
 K - rezervni, itc.
 L - materijal, u gde kupujemo
 M - materijal, u gde kupujemo

1 - rezervni za rezervni
 2 - rezervni za rezervni
 3 - rezervni za rezervni
 4 - rezervni za rezervni
 5 - rezervni za rezervni
 6 - rezervni za rezervni
 7 - rezervni za rezervni
 8 - rezervni za rezervni
 9 - rezervni za rezervni

A - rezervni za rezervni
 B - rezervni za rezervni
 C - rezervni za rezervni
 D - rezervni za rezervni
 E - rezervni za rezervni
 F - rezervni za rezervni
 G - rezervni za rezervni
 H - rezervni za rezervni
 I - rezervni za rezervni
 J - rezervni za rezervni
 K - rezervni za rezervni
 L - rezervni za rezervni
 M - rezervni za rezervni

1 - rezervni za rezervni
 2 - rezervni za rezervni
 3 - rezervni za rezervni
 4 - rezervni za rezervni
 5 - rezervni za rezervni
 6 - rezervni za rezervni
 7 - rezervni za rezervni
 8 - rezervni za rezervni
 9 - rezervni za rezervni

Poz.	Ident	Naziv	Napotilo	S	K	P	I	EM	BF	A	Količina za vnos	Velja do
014	24469044	ENDTA KRMILNA BP-01		A	S	2	1	0	*			
088	14045044	KONDENZ KER*220N 50V	TP-K, 02, 115	A	M	9	1	0	50			
089	06251091	KONVICA 33XY0,3X12 ME	IS-F, 07, 15	A	M	9	1	0	4			
090	14155044	FODNOJE DIP SPAJK*18	TP-K, 12, 103	A	M	9	1	0	18			
091	14179044	FODNOJE DIP SPAJK*20	TP-K, 12, 103	A	M	9	1	0	7			
092	14161044	FODNOJE DIP SPAJK*24	TP-K, 12, 103	A	M	9	1	0	1			
093	22945044	PLОСКА TTY-UNIBUS DISK KONTROLER	TP-K, 12, 107	A	M	9	1	0	1			
094	14156044	PLISTANJNIK MONT TOZ/S										

Iskra Delta

SESTAVNICA

Endta Krmilna BP-01
 Iskra Delta
 Obvest.- Nalog
 Datum Izpisa
 Izdaja
 Ident sestavnice
 Dekada List

KNEGO P. 12-077 9.12.96 01 24469044 01 12-077 9.12.96 01 24469044 01

0000 00000000

BP-01 INTELLIGENT DISK CONTROLLER

BP-01 INTELLIGENT DISK CONTROLLER

1.1. OVERVIEW	
1.2.1. Introduction	1-1
1.2.2. General Description	1-2
1.2.3. Standard Features	1-2
1.2.4. Specifications	1-3
1.2.4.1. Functional Characteristics	1-3
1.2.4.2. Performance Characteristics	1-4
1.2.4.3. Physical Characteristics	1-4
	1-5
	1-6

DEVELOPMENT DOCUMENTATION

CHAPTER 2. HARDWARE DESCRIPTION	2-1
2.1. HARDWARE DESCRIPTION	2-1
2.1.1. Microprocessor	2-2
2.1.2. UNIRUS Interface	2-3
2.1.3. Disk Interface	2-4
2.1.4. Disk Format	2-5
2.1.5. Header Format	2-6
2.1.6. Indicators	2-7
2.1.7. Self test	2-7
CHAPTER 3. INSTALLATION	3-1
3.1. INSPECTION	3-1
3.2. DISK DRIVE PREPARATION	3-2
3.2.1. Local/Remote	3-2
3.2.2. Sectoring	3-2
3.2.3. Drive numbering	3-2
3.3. CONFIGURING THE BP-01	3-3
3.3.1. Address selection	3-3
3.3.2. Interrupt Vector Address	3-3
3.4. PHYSICAL INSTALLATION	3-3
3.4.1. SPC Slot Selection	3-3
3.4.2. NPG Signal Juniper	3-3
3.4.3. Mounting	3-3
3.5. CABLING	3-4
3.5.1. A Cable	3-5
3.5.2. B Cable	3-5
COPYRIGHT (C) 1985 BY ISKRA DELTA COMPUTER SYSTEMS	3-5
FOR INTERNAL USE ONLY	3-5
3.6.1. Preparation of the Disk	3-6
3.6.2. Initialization	3-6
3.6.3. Hardware Formatting the Disk	3-6

CHAPTER	CONTENTS	PAGE
4.1	BP-01 Registers	4-1
4.1.1	Control Register (BPCR)	4-1
4.1.2	Local Cache Register (BLCR)	4-2
4.1.3	Bus Address Register (BPAO)	4-6
4.1.4	Control and Status Register 1 (BPC11)	4-6
4.1.5	Driver Program Register (BPDN)	4-7
CHAPTER 1	GENERAL INFORMATION	1-1
1.1	SCOPE	1-1
1.2	OVERVIEW	1-1
1.2.1	Introduction	1-1
1.2.2	General Description	1-2
1.2.3	Standard Features	1-2
1.2.4	Specifications	1-3
1.2.4.1	Functional Characteristics	1-3
1.2.4.2	Performance Characteristics	1-4
1.2.4.3	Physical Characteristics	1-4
1.2.4.4	Power Requirements	1-5
1.2.4.5	UNIBUS Loading	1-5
CHAPTER 2	HARDWARE DESCRIPTION	2-1
2.1	HARDWARE DESCRIPTION	2-1
2.1.1	Microprocessor	2-3
2.1.2	UNIBUS Interface	2-4
2.1.3	Disk Interface	2-4
2.1.4	Disk Format	2-5
2.1.5	Header Format	2-6
2.1.6	Indicators	2-7
2.1.7	Self test	2-7
CHAPTER 3	INSTALLATION	3-1
3.1	INSPECTION	3-1
3.2	DISK DRIVE PREPARATION	3-2
3.2.1	Local/Remote	3-2
3.2.2	Sectoring	3-2
3.2.3	Drive numbering	3-2
3.3	CONFIGURING THE BP-01	3-2
3.3.1	Address selection	3-2
3.3.2	Interrupt Vector Address	3-3
3.4	PHYSICAL INSTALLATION	3-3
3.4.1	SPC Slot Selection	3-3
3.4.2	NPG Signal Jumper	3-3
3.4.3	Mounting	3-3
3.5	CABLING	3-4
3.5.1	A Cable	3-5
3.5.2	B Cable	3-5
3.5.3	Grounding	3-5
3.6	TESTING	3-5
3.6.1	Self-Test the controller	3-5
3.6.2	Register Examination	3-6
3.6.3	Hardware Formatting the Disk	3-6

CHAPTER 4 CONTROLLER REGISTERS	4-1
4.1 DEVICE REGISTERS	4-1
4.1.1 Control and Status Register (BFCSR)	4-3
4.1.2 Word Count Register (BPRCT)	4-6
4.1.3 Bus Address Register (BPEAD)	4-6
4.1.4 Control and Status Register 1 (BPCS1)	4-6
4.1.5 Drive Status Register (BPDDR)	4-8
4.1.6 Error Register (BPER1)	4-9
4.1.7 Attention Register (BPATT)	4-11
4.1.8 Disk Address Register (BPDAD)	4-12
4.1.9 Cylinder Address Register (BPCYL)	4-13
4.1.10 ECC Position Register (BPEC1)	4-13
4.1.11 ECC Pattern Register (BPEC2)	4-14
4.1.12 Second Error Register (BPER2)	4-14
4.1.13 Transaction Count Register (BPTRC)	4-15
4.1.14 Controller Internal Status (BPCAT)	4-16
4.1.15 Controller Maintenance Control Register (BPMNC)	4-16
4.1.16 Controller Maintenance Status Register (BPMNS)	4-17
CHAPTER 5 COMMANDS	5-1
5.1 COMMANDS	5-1
5.1.1 Positioning Commands	5-3
5.1.1.1 Seek Command	5-3
5.1.1.2 Recalibrate (Home Seek)	5-3
5.1.2 Data Transfer Commands	5-3
5.1.2.1 Read Data	5-4
5.1.2.2 Read ID	5-4
5.1.2.3 Write Data	5-4
5.1.2.4 Format Header and Data	5-4
5.1.3 Special Commands	5-4
5.1.3.1 No operation	5-5
5.1.3.2 Controller Clear	5-5
5.1.3.3 Load vector	5-5
5.1.3.4 Get drive parameters	5-5
5.1.3.5 Format disk	5-5
5.1.3.6 Dump Ram	5-5
5.1.3.7 Maintenance command	5-6
5.2 SYNCHRONIZING ACCESS TO DEVICE REGISTERS	5-6
CHAPTER 6 DIAGNOSTICS	6-1
6.1 INVOKING THE BPFMT	6-1
6.2 BPFMT COMMANDS	6-1
6.2.1 Open memory location	6-3
6.2.2 Start routine - ESCAPE	6-3
6.2.3 Addressing the controller CSRs	6-4
6.2.4 Addressing the saved controller CSRs	6-4
6.2.5 Printing an expression value	6-4

6.3. MULTIFORMAT DISK CONTROLLER
GENERAL INFORMATION

6.3 DRIVE TYPES	6-5
6.4 FORMATTING A DISK	6-5
6.4.1 Preparation	6-5
6.4.2 Formatting	6-6
6.5 ERROR MESSAGES	6-6

The controller supports any drive with a SMD compatible interface. Sector size is 512 bytes. Each sector has an ID block with the address (cylinder, head, sector) of the sector, a sector flag and an ID-block ECC. The ID is written when the disk is initially formatted. In ordinary use (under an operating system, for example), the ID-block is read to verify correct addressing before reading or writing a sector.

All signals required to perform direct memory access (DMA) link with the host are provided by the controller. Addressable address numbers permit the controller to be assigned addresses in the host system.

CONTROLLER FEATURES

Controller includes the following standard features:

• The controller supports four drives in the combination of 1 specification, number of tracks and 16 sectors per track (number of sectors per track). Special parameters (initial Parameters) allow the user to input parameters and to procedure a "FORMAT" of formatted drives;

• The controller uses a compatible PCB.

• Error correction code (ECC) provides up to 11 bit error correction on each sectors' data field.

• ECC convolution on each sectors' header field.

• Up to 768 byte (3 sectors) data buffering to eliminate "Data Late" errors.

• Overlapped seek capability.

• UNIBUS throttle control.

BP-01 INTELLIGENT DISK CONTROLLER P-01 INTELLIGENT DISK CONTROLLER
GENERAL INFORMATION GENERAL INFORMATION

1.2.2 General Description
The BP-01 controller consists of a six-layer printed circuit board which may be installed in any hex-wide UNIBUS SPC slot.

* Automatic self-test microdiagnostics.

The controller supports any drive with a SMD compatible interface. Sector size is 512 bytes. Each sector has an ID block with the address (cylinder, head, sector) of the sector, a bad-sector flag and an ID-block ECC. The ID is written when the pack is initially formatted. In ordinary use (under an operating system, for example), the ID-block is read to verify correct positioning before reading or writing a sector.

All signals required to perform direct memory access (DMA) operations with the host are provided by the controller. Preselectable solderless jumpers permit the controller to be assigned an I/O address in the host system.

1.2.3 Standard Features

The BP-01 controller includes the following standard features :

- * The controller supports four drives ; they may be any combination of capacities, number of tracks and track formats (number of sectors per track). Special GDR function (Get Drive Parameters) allows the controller to find out parameters and to proceed them to the system.(only for formatted drives).
- * Single hex-wide DEC compatible PCB.
- * Error Correction Code (ECC) provides up to 11 bit burst error correction on each sectors' data field.
- * ECC doubleword on each sectors' header field
- * Up to 768 byte (31 Sectors) data buffering to eliminate "Data Late" errors.
- * Overlapped seek capability.
- * UNIBUS throttle control

Sector Size

256 words (512 bytes)

BP-01 INTELLIGENT DISK CONTROLLER
GENERAL INFORMATION

Sectors/Track : any no special selection
* Capability of attachment of removable media, fixed Winchester, or combination fixed/removable media SMD compatible disk drives.

* Automatic self-test microdiagnostics.

* Multiple sector data transfer up to 64k words per read /write operation.

Buffering : up to 3 sectors

Operation Control
1.2.4 Specifications

Specifications of the BP-01 controller are summarized below :

1.2.4.1 Functional Characteristics

Disk Drive Interface

SMD

Drive Ports

4

Disk Interface Connection

Control Daisy Chain

Data Radial

Base Register Address

Standard 774000(8)

Alternative 774040(8)

Bus Address Range

0 - 128 K word

Vector Address

Single hex wide .8.5"x15.0", 6 loadable (default 174(8))

Priority Levels

BR5 standard

DMA Burst Control

and four 26-pin flat cable connector to 256 words UB-throttle controlled

Sector Size

256 words (512 bytes)

HP-01 UNIFLAME HIGH DENSITY
GENERAL INFORMATION

HP-01 UNIFLAME HIGH DENSITY DISK CONTROLLER
GENERAL INFORMATION

Sectors/Track	any - no special selection required, up to 256.
Tracks/Cylinder	any - no special selection required, up to 127.
Cylinders/Drive	any - no special selection required, up to 1024.
Data Buffering	up to 3 sectors
Seek Operation Control	Explicit, implied and overlapped seek.
Data Field Integrity	ECC - 11 bit burst error detection and correction ; 32 bit ECC polynomial.
Header Field Integrity	32 bit ECC, auto position verification (Cylinder, Head, and Sector comparison)

1.2.4.2 Performance Characteristics -

Error Correction Time	Less than 6 mS in local buffer
Max Data transfer Rate :	
Disk	2.0 Mbytes/Sec
UNIBUS	2.4 Mbytes/Sec

1.2.4.3 Physical Characteristics -

PCB Size	Single hex wide 8.5"x15.0", 6 layer PCB.
Cable Connections	One 60-pin flat cable connector and four 26-pin flat cable connector mounted at the edge of PCB.

BP-01 INTELLIGENT DISK CONTROLLER
GENERAL INFORMATION

1.2.4.4 Power Requirements -

+5 V dc, +5% or -5% at 7.5 amps
-15 V dc, +5% or -5% at 0.2 amps

1.2.4.5 UNIBUS Loading - BP-01 controller presents one unit load.

CHAPTER 2

HARDWARE DESCRIPTION

2.1 HARDWARE DESCRIPTION

The major logic sections and buses of the BP-01 are described briefly below. Figure 2-1 presents a functional block diagram of the BP-01. On the Figure 2-2 is presented micro word definition.

DATA FIELD OF A DATA CONTROLLER
FUNCTION DESCRIPTION

Fig. 2. CONTROLLED MICROCODE ADDRESSING

71 70 69	68 67 66	65 64 63	62 61 60 59	58 57 56 55	54	53	52
PROC DST	PROC FNC	PROC SPC	PROC B-FIELD	PROC A-FIELD	PR GE	FL GE	PB GE


51 50 49	48	47	46	45 44 43	42 41 40	39	36 37 36	35 34 33	32
V-BUG DST	S D	C I	D N	BUS SRC	BUS DST	U M D	MUX SEL	ADC SEL	P O L

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
"DATA" PIPELINE LITERAL FIELD	SEQUENCER INSTRUCTION	SEQUENCER LITERAL FIELD

USA-0-17

Page 2-2

RD DATA
RD CLR
SEL
SEED



2.1.1 Microprocessor

The main part of the controller is a bit slice designed Microprocessor using four AM 2901C ICs. Four static RAMs (16-bit Words each) are used to expand the microprocessors' register space (REG SPACE) to 32 · 16-bit working registers. Additional RAMs are referred to as P-registers, and they enable significant improvements in performance to be achieved.

P-registers are addressed from the micro-word through the "B" address field. Read/Write operations on P-registers are controlled by particular bit combinations in micro-word.

The Microprocessor gets data to D-inputs from the Pipeline register, P-register or from the D-bus, which is the controller PCB major data path (see Fig. 2-1). Microprocessors' data outputs are the only data sources for Y-bus. Y-bus destination are P-registers and various address pointers. Data can be transferred from Y-bus to the D-bus.

The sequencer for the Microprocessor consists of three AM 2911 ICs. The 2911 Sequencer provides the capability for addressing the control store from its program counter, "SI-bits" literal field, internal P-register or internal four-level Stack-file. The Sequencer performs jumps, conditional jumps, subroutine jumps and subroutine returns. Up to 32 individual jump conditions can be tested. As a special feature the Sequencer tests the Microprocessors' ALU status flags (CARRY, MINUS, ZERO) either from the previous or current micro-instruction. When status flags of the current microinstruction are tested, the next address generation is based on the results of the arithmetic operation and microprogram memory is accessed accordingly. The extended microcycle approach enables the standard microinstruction period to be shorter by 50%. Furthermore, microprogram space is saved by eliminating the need for additional memory access instructions. The microprogram space made available in this manner is used to implement functions that are not usually found in such controllers.

Microprogram execution could be interrupted if disk or Unibus microinterrupts occurred. A Unibus interrupt can be masked for a period of time when the Microprocessor is performing a time-critical function, while the disk interrupt cannot be masked. Disk interrupts occur during disk read or write operations whenever the R/W shift register is full or empty. The byte comparator is used to compare the SYNC byte read from

ID-01 INTELLIGENT DISK CONTROLLER HARDWARE DESCRIPTION

Interrupt Control Logic provides an interrupt vector determined by the operation requested from the Unibus or disk drive. During the interrupt execution the 2911 outputs are disabled (CARRY IN in the sequencer is held "0"), the Bus status flags are saved and the next address generation continues the "normal" microprogram-flow. There is only one "nonmaskable" interrupt input, handling the Power-up init, Unibus init and the WDT (Watch Dog Timer). If such an interrupt occurs, the microprogram sequencer starts an execution of the microprogram from the address zero.

2.1.2 UNIBUS Interface

The UNIBUS interface is controlled by the Microprocessor. The firmware transmits and receives data and addresses via Am2908 bus transceivers-registers. The UNIBUS arbitration and handshake logic is realized with the two 16LS PALs. The UNIBUS CSR's contained in 1Kx16 buffer RAM are directly accessible through the UB-Microinterrupt sequence.

2.1.3 Disk Interface

The Microprocessor loads information which is to be transferred to SMD A-cable, into two 74LS273 8-bit registers. All SMD bus DRIVERS and RECEIVERS are MC3453 and MC3450 respectively. Microprocessor controls selection of the logical disk drive, interrupt status from the drive, cylinder/ head selection, and selects one of four "B" cable ports for data transfer.

The serializer/deserializer (S/D) consists of two 74F299 eight bit shift registers to convert data from parallel to serial during Writes and from serial to parallel during Reads. Parallel data is transferred 16 bits at a time from the BUFFER comprised of two MK4801 RAMs through the two Am2950 multifunctional registers to S/D during Write operations on the D-BUS. During Read operations, data is transferred from the S/D shift registers 16 bits at a time through 2950s into BUFFER.

READ/WRITE logic, consisting of 16R8 PAL, 74F161 WORD-counters, and a 74F521 SYNC byte comparator, once enabled, performs a R/W functions described above automatically, transparent to the microprogram-flow, using a DISK-Microinterrupt sequence. All needed is, to prepare one of the three possible SECTOR-buffers in BUFFER RAM, and start the function. A 74F521 SYNC byte comparator is used to compare the SYNC byte read from

BP-01 INTELLIGENT DISK CONTROLLER
HARDWARE DESCRIPTION

the disk against a pre-defined, hardwired constant (HEX 0019). This comparison is enabled when searching for SYNC during Reads or non-format Writes. Before start of the Write operations, a SYNC byte must be loaded into 2950 register.

Each logical sectors header and data field has four bytes of ECC code appended. The ECC polynomial is implemented using three 74F299, one 74S273, and five 74F86 EX-OR gates forming the feed-back terms. The ECC polynomial divides the data field as it is written, and the 32 bit ECC is then appended to the data field. When the ECC is being written, it is shifted out without any feedback and acts as 32 bit shift register.

When a sectors header or data field is read, the ECC hardware again divides it by the fixed polynomial. The ECC registers are tested at the end of the ECC field, and if found to be non-zero, the data is in error. The ECC correction routine is entered to determine the bit(s) in error and location within the sector. The data is corrected depending of program control.

2.1.4 Disk Format

Sector consist of Header, Header ECC, Data and Data ECC and Gap Fields.

S	S	HEADER	HEADER	H	S	SECTOR DATA	DATA	DATA
EG	Y	DATA	ECC	EG	Y		ECC	GAP
CA	N			AA	N			
TP	C			DP	C			
R								

HEAD ADDRESS

SECTOR ADDRESS

DATA SECTOR DESCRIPTION



BP-01 INSTRUCTIONS ONLY CONTROLLER
DATA SECTOR DESCRIPTION

AREA	BYTES	DESCRIPTION
SECTOR PULSE WIDTH	3(*)	
SECTOR GAP CYLINDER	18	
SYNC	1	
HEADER BAD -- II set 1011 indicating the bad sector.	4	
HEADER ECC	4	
HEADER GAP L -- II set 1011 for all sectors on all tracks of the last cylinder.	18	
SYNC	1	
DATA	512	
DATA ECC	4	
DATA GAP CYLINDER	10	
TOTAL	582 + SECTOR PULSE	

(*) DRIVE DEPENDANT

2.1.5 Header Format

The ID portion of sector contains four words; two words for header data and 32-bits for ECC pattern.



2.1.5 Device test

First word: Cylinder address and flags

BAD -- If set indicating the bad sector

CYL -- Is set for all sectors on all tracks of the last cylinder

HEAD -- Is set for all sectors on the last track of any cylinder

SEC -- Is set for the last sector of any track

Second word: Head and sector address

2.1.6 Indicators

Controller has three LEDs as indicators:

1. Ready LED (controller IDLE)
2. Seek in progress LED
3. Bus transfer activity

After successful initialization procedure the READY LED is the only LED turned on.

2.1.7 Self test

Upon power-up the controller performs initialization test. Test is divided into six steps as follows:

1. Sequencer test
2. Processor test
3. Ram test
4. ECC test
5. Internal register test

BP-01 INTELLIGENT DISK CONTROLLER
HARDWARE DESCRIPTION

6. Device test

If any of these tests fails, controller reports the error in the maintenance status register. The LEDs indicate which test failed as follows:

BUS LED	SEEK LED	READY LED	ERROR
ON	OFF	OFF	Sequencer test failed
OFF	ON	OFF	Processor test failed
ON	ON	OFF	RAM test failed
ON	OFF	ON	ECC test failed
OFF	ON	ON	P-REG test failed
(*) ON	ON	ON	Device Test failed

(*) NOTE: Device test is enabled with the jumper BR1 installed, otherwise the device test is not executed upon power-on.

BP-01 INTELLIGENT DISK CONTROLLER INSTALLATION

3.2 DISK DRIVE CONNECTIONS

The disk drive must be connected to the proper number of drives and must have the correct connection switches programmed.

3.3 BP-01 CONNECTIONS

CHAPTER 3

INSTALLATION

This section describes the step-by-step procedure for installation of the BP-01 Disk Controller. The following is a list of installation steps:

1. Inspect the BP-01
2. Prepare the disc drives
3. Configure the BP-01
4. Install the BP-01
5. Route the drive I/O cables
6. Test the controller

3.1 INSPECTION

Make a visual inspection of the board after unpacking. Check specifically for bent or broken connector pins, damaged components or any other evidence of physical damage.

The BP-01 provides one standard and one optional address selectable by switch SW1 as follows:

BP-01 INTELLIGENT DISK CONTROLLER BP-01 INTELLIGENT DISK CONTROLLER INSTALLATION INSTALLATION

3.2 DISK DRIVE PREPARATIONS

The disk drive must be configured for the proper number of sectors and must have the address selection switches properly configured.

3.2.1 Local/Remote Address

The LOCAL/REMOTE switch controls whether the drive can be powered up from the drive (LOCAL) or the controller (REMOTE).

3.2.2 Sectoring

The disk drive can be configured for any number of sectors per track, depending on the track length.

3.2.3 Drive numbering

An address from 0 to 3 must be selected for each connected drive. Check the technical manual of the drive for the address selection.

3.3 CONFIGURING THE BP-01

Only one configuration setup must be made on the controller before inserting into chassis. This is made by SW1. Figure 3-1 shows an assembly diagram of the BP-01 Controller Board.

3.3.1 Address selection

The Controller have a block of several command and status registers through which the system can command the controller. The block contains 16 registers.

The BP-01 provides one standard and one optional address selectable by switch SW1 as follows:

SW1	Address	
OFF	774000	Standard
ON	774040	Optional

3.3.2 Interrupt Vector Address

The Interrupt Vector Address does not need to be configured. The controller firmware provides the function for loading the Interrupt Vector Address. If the Address is not loaded the controller uses the default Interrupt Vector Address 174(8).

3.4 PHYSICAL INSTALLATION

3.4.1 SPC Slot Selection

The controller may be placed in any SPC slot along the UNIBUS, non regarding the NPIR priority. The controller contains adequate buffering to prevent data lates and will automatically release the bus if any other device is waiting for the Unibus.

3.4.2 NPG Signal Jumper

The NPG signal jumper between pins CA1 and CB1 on the backplane must be removed so that the NPG signal passes through the controller.

3.4.3 Mounting

The controller board should be plugged into the backplane with components oriented in the same direction as the CPU and other modules. Insert and remove the board with the computer power OFF to avoid damage to the components.

25	SEL2	56	26
27	SEL3	57	
28	VREF	58	
29	PICK-HOLD	59	
30	BUS 10	60	

EP-03 INTELLIGENT DISK CONTROLLER
INSTALLATION

3.5 CABLING

The A and B cable signals are shown in Figure 3-2. connector on the front of the controller unit. If two drives are used, the second drive is cascaded to the other via a standard SCSI cable.

Fig 3-2 SCSI A,B CABLE SIGNALS

A - CABLE			B - CABLE		
1 -	TAG1	+ 31	1	GND	
2 -	TAG2	+ 32	2	- SCLK	
3 -	TAG3	+ 33	3	- PDATA	
4 -	BUS 0	+ 34	4	GND	
5 -	BUS 1	+ 35	5	- RDCLK	
6 -	BUS 2	+ 36	6	- WCLK	
7 -	BUS 3	+ 37	7	GND	
8 -	BUS 4	+ 38	8	- WDAT	
9 -	BUS 5	+ 39	9	+ SEL0	
10 -	BUS 6	+ 40	10	- SKEND	
11 -	BUS 7	+ 41	11	GND	
12 -	BUS 8	+ 42	12		
13 -	BUS 9	+ 43	13		
14 -	OPN CBL	+ 44	14	+ SCLK	
15 -	FLT	+ 45	15	GND	
16 -	SKERR	+ 46	16	+ RDATA	
17 -	DNCVL	+ 47	17	+ RDCLK	
18 -	IOX	+ 48	18	GND	
19 -	RDY	+ 49	19	+ WCLK	
20 -		50	20	+ WDAT	
21 -	BSV	+ 51	21	GND	
22 -	USEL TAG	+ 52	22	- SEL0	
23 -	SEL0	+ 53	23	+ SKEND	
24 -	SEL1	+ 54	24		
25 -	SCT	+ 55	25	GND	
26 -	SEL2	+ 56	26		
27 -	SEL3	+ 57			
28 -	WPRT	+ 58			
29 -	PICK-HOLD	+ 59			
30 -	BUS 10	+ 60			

BP-01 INTELLIGENT DISK CONTROLLER INSTALLATION

BP-01 INTELLIGENT DISK CONTROLLER INSTALLATION

3.5.1 A Cable

The 60-wire A cable should be plugged into the connector on the A port of the controller and wired to the first drive. If more than one drive is used, it is then daisy-chained to the other drives. The last drive on the A cable must have a terminator installed.

3.5.2 B Cable

Each drive must have 26-wire B cable wired from the drive to one of the B ports of the controller. It makes no difference which B port connection is used by the drive. No external terminators are used with the B cable.

3.5.3 Grounding

For proper operation of the disk subsystem, it is very important that the disk drives have a good ground connection to the logic ground of the host computer.

3.6 TESTING

3.6.1 Self-Test

The Controller will automatically execute a built-in power-up self-test. The self-test is executing on every BUS INIT. If the self-test has been executed successfully, the READY LED will be ON. All three LEDs will be ON or flashed when the controller cannot properly address at least one drive. This will occur if the A and/or B cables are not properly plugged in or two drives have an identical code plug.

The following table contains possible states of LED and explanation:

Deposit the maximum cylinder number minus one (cyl - 1) into the BPCYL at 774010 (774060 if alternate address is selected).

BP-01 INTELLIGENT DISK CONTROLLER
INSTALLATION

All three LEDs permanent ON	Controller can-not address at least one drive on A cable. The A cable is probably not plugged in or it can be reverse plugged in.
All three LEDs Flashing with high frequency	The Controller detects a reverse connection of B cable(s).
All three LEDs Flashing with low frequency	The Controller detects none of the B cables connected to the B ports of the controller, or none of the drives are powered-on.

3.6.2 Register Examination

After powering-up the CPU and READY LED is ON, a check should be made to ensure that the console registers can be read from the computer console. The BPCSR will contain 000040 and all other registers contain 000000.

3.6.3 Hardware Formatting the Disk

The Controller has the capability to format the disk. This format does not verify the data or headers and does not write Bad Sector File. The following instructions are valid to format the drive.

1. Halt the CPU and press INIT
2. Install a scratch pack on the drive 0 and make ready.
3. Deposit the drive number (if other than 0) in BPCS1 at 774006 (774046 if alternate address is selected).
4. Deposit the maximum Cylinder number minus one (cyl - 1) into the BPCYL at 774020 (774060 if alternate address is selected).

BP-01 INTELLIGENT DISK CONTROLLER
INSTALLATION

5. Deposit the maximum Head and Sector address minus one (head-1,sector-1) into the BPDAD at 774016 (774036 if alternate address is selected).
 6. Deposit a 177400 in BPWCT at 774002 (774042 if alternate address is selected).
 7. Deposit a 000021 in BPCSR (Format Disk command) at 774000 (774040 if alternate address is selected).
 8. Examine BPDSR at 774010 (774050 if alternate address is selected) to see if the drive is in error. The READY LED should flash. BPCYL and BPCSR should be examined to determine the Cylinder currently under format and Controller status.
- At the end of the formatting the READY LED should stop flashing indicating the Controller is in idle state. Examine the contents of BPCSR register to see, if the function has been completed (ERR bit 0).
9. Issue the GDP command (place 000023 into BPCSR) and check the contents of BPCYL and BPDAD registers.

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

Controller register summary

REGISTERS	DESCRIPTION
CHAPTER 4	
CONTROLLER REGISTERS	
DISK ADDRESS	DISK ADDRESS
CONTROL AND STATUS	CONTROL AND STATUS
4.1 DEVICE REGISTERS	DEVICE STATUS
	DRIVE STATUS
	DRIVE COUNT
	CONTROLLER ATTENTION
	Maintenance Control
PANS	XXXX36 MAINTENANCE STATUS

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

Controller register summary

4.1.1 Control and Status Register (BPCSR)

NAME	ADDRESS	DESCRIPTION
BPCSR	XXXX00	CONTROL AND STATUS
BPWCT	XXXX02	WORD COUNT
BPBAD	XXXX04	UNIBUS ADDRESS 0-15
BPCS1	XXXX06	CONTROL AND STATUS 1
BPDSR	XXXX10	DRIVE STATUS
BPER1	XXXX12	ERROR REGISTER 1
BPATA	XXXX14	ATTENTION REGISTER
BPDAD	XXXX16	HEAD - SECTOR
BPCYL	XXXX20	CYLINDER
BPEC1	XXXX22	ECC POSITION
BPEC2	XXXX24	ECC PATTERN
BPER2	XXXX26	ERROR REGISTER 2
BPTRC	XXXX30	TRANSACTION COUNT
BPCAT	XXXX32	CONTROLLER ATTENTION
BPMNC	XXXX34	MAINTENANCE CONTROL
BPMNS	XXXX36	MAINTENANCE STATUS

Function codes are:

4.1.1 Control and Status Register (BPCSR)

Unibus address : xxxx00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E R R	O F M	O F P	S T M	S T P		E X B A	B S Y	E I	R D Y		FUNCTION		G O		

Bit 0 : GO

This bit is set by the program to start the controller operation. It is reset when the controller is ready to accept a new command.

Bits 1 - 4 : FUNCTION

The program sets function code to be performed in this field.

(A) Codes

Bit 5 : Ready (RDY)

Controller ready bit - this is the only bit set after the controller initiation. When set it indicates that the controller is ready for a new command.

Bit 6 : Enable interrupts (EI)

This bit is set or cleared by the program. By setting this bit, program enables the controller to trigger an interrupt when operation is completed.

BP-01 INTELLIGENT DISK CONTROLLER CONTROLLER REGISTERS

Function codes are :

This bit is used together with Lock bit, to synchronize access to device between the program and the controller.

Binary	Octal(*)	Hexadecimal(*)	Function description
0000g	00	00	Nop
0001g	02	02	Seek
0010g	04	04	Recalibrate (Home seek)
0011g	06	06	Controller init
0100g	10	08	Read
0101g	12	0A	Write
0110g	14	0C	Read header
0111g	16	0E	Format track
1000g	20	10	Format disk
1001g	22	12	Get drive parameters
1010g	24	14	Load vector
1011g	26	16	Dump controller memory
1100g	30	18	Diagnostic functions

(*) codes include G0 bit set to 0.

Bit 5 : Ready (RDY)

Controller ready bit - this is the only bit set after the controller initiation. When set it indicates that the controller is ready for a new command.

Bit 6 : Enable interrupts (EI)

This bit is set or cleared by the program. By setting this bit, program enables the controller to trigger an interrupt when operation is completed.

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

1.2 Word Count Register (WCR)

Bit 7 : Busy (BSY)

This bit is used, together with Lock bit, to synchronize access to device registers between the program and the controller. This bit is set by controller after it fills all registers with data and triggers an interrupt. Program sets this bit before it moves data into device register. When this bit is set, controller will not change contents of the device registers.

Bits 8 and 9 : Extended bus address (EXBA)

The program sets these bits to address bits 16 and 17 of the Unibus address (data buffer address).

Bit 11 : Strobe plus (STP)

Bit 12 : Strobe Minus (STM)

These two bits are used by the program when the read operation is retried. Only one of these two bits may be set at one time. Bit is cleared by the controller after the operation is completed.

Bit 13 : Offset Plus (OFP)

This bit is set by the program and tells the controller to offset the heads from the center line. Bit is cleared by the controller after the operation is completed.

Bit 14 : Offset Minus (OFM)

This bit is set by the program and tells the controller to offset the heads from the center line. Bit is cleared by the controller after the operation is completed. These two bits are used by the program when the read operation is retried. Only one of these two bits may be set at one time.

Bit 15 : Error (ERR)

This bit is set by the controller when any type of error occurred during the operation.

Bits 0 and 1 : Unit number

These two bits are set by the program to select a desired disk unit (0 - 3).

BP-61 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

BP-61 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

4.1.2 Word Count Register (BPWCT)

When set, the header comparison is inhibit. The Unibus address : xxxx02

This register is used with data transfer operations and is set by the program to determine a length of data transfer. For read and write operations program sets this register to negative number of words of the data to be transferred. For format disk operation program sets this register to negative number of sectors per track, multiplied by 2.

4.1.3 Buss Address Register (BPBAM)

Unibus address : xxxx04

This register is used with data transfer operations and is set by the program to set the starting address of the data buffer in the memory. It is loaded to specify the 16 low order bits at the starting memory address. The register is updated at the completion of the function.

4.1.4 Control and Status Register 1 (BPCS1)

Unibus address : xxxx06

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	C	M	N	N	P	M	L	I	E	D	H	UNIT			
E		P	X	X	E	X	O	S	C	F	C				
J		R	D	M	R	F	C	M	D	I	I	#			

illegal way, or the program has set an illegal combination of bits (like setting bits for plus and minus offset simultaneously).

Bits 0 and 1 : Unit number

These two bits are set by the program to select a desired disk unit (0 - 3). If a bus address register will contain the address +2 of the memory location that does not exists,

BP-6: INTELLIGENT DISK CONTROLLER

CONTROLLER REGISTERS

Bit 2 : Header compare inhibit (HCI)

When set, the header comparison is inhibit. The contents of the header of the target sector are not validated. If set, the desired sector is always searched from the Index Mark.

Bit 3 : Format data disable (FDI)
When set, indicates that the contents of the formatted sector is left unchanged. Only the header is overwritten.

Bit 4 : ECC disable (ECD)
When set, disables the correction of the corrupted data in the data buffer. The controller actually performs ECC correction routine but it does not perform data correction.

Bit 5 : Interleaved sector map (ISM)

Bit 6 : Reserved

Bit 7 : Lock (LCK)

This bit, together with Busy bit, is used to synchronize access to device registers. This bit is set by controller before it modifies contents of registers, and is cleared by controller, when values of registers are set. This happens before an interrupt is triggered by the controller.

Bit 8 : Unused

Bit 9 : Missed transfer (MXF)

Data miss from disk to controller. Set if no SYNC character is found during a READ or WRITE operation.

Bit 10 : Program error (PER)

This bit is set by controller if the program attempted an illegal operation, or started a legal operation in an illegal way, or the program has set an illegal combination of bits (like setting bits for plus and minus offset simultaneously).

Indicates the drive is ready and on line. This bit is

Bit 11 : Nonexistent memory (NXM)
This bit is set by controller indicating the memory transfer missed. The bus address register will contain the address +2 of the memory location that does not exists. set, indicates that the controller is already performing an operation on the selected drive.

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

INTELLIGENT DISK CONTROLLER
CONTROLLER FUNCTIONS

Bit 12 : nonexistent drive (NxD)
Set by controller if an operation is attempted to nonexistent drive.

Bit 13 : Unibus parity error (UPE)
Set by controller when a memory parity error occurs.

Bit 14 : Unused

Bit 15 : Operation Rejected (REJ)
Set by the controller, indicating an operation request to a drive, while the controller is already performing another operation on the same drive.

4.1.5 Drive Status Register (BPDSR)

Unibus address : xxxx10

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	P	M	W				D	D	O						
R	I	O	L				B	R	F						
R	P	N	K				S	D	A						
							Y	Y							

Bits 0 through 5 : Unused

Bit 6 : Offset mode active (OFA)
Set by the controller, indicating that offset mode operation is active.

Bit 7 : Drive ready (DRDY)
Indicates the drive is ready and on line. This bit is set by the controller after the "Get drive parameters" function has been issued for a ready disk drive.

Bit 8 : Drive busy (DBSY)
When set, indicates that the controller is already performing an operation on the selected drive.

DP-01 INTELLIGENT DISK CONTROLLER EP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS CONTROLLER REGISTERS

Bits 9 through 11 : Unused

Bit 12 : Disk write locked (WLK)

This bit is set by the controller, when the drive is write locked and a write or format operation is attempted.

Bit 13 : Media online (MON) Set by the controller, indicating the drive is physically connected to the controller.

Bit 14 : positioning in progress (PIP) Set by the controller, when performing the positioning operation on the selected drive.

Bit 15 : Error (ERR)

Set by the controller. This bit is set when an error occurs on selected drive.

4.1.6 Error Register (BPER1)

Unibus address : xxxx12

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E R 2	S L E	B D S	S I C	D T C	D V C	O P I	W L E	I V A	O V F	H E C	H C C	E C H	R C F	W C F	I L F

Bit 10 : Device check (DVC)

Set by the controller indicating an hardware error on selected drive.

Bit 0 : Illegal function (ILF)

Set by the controller. The function code is not legal.

Bit 1 : Write clock failed (WCF)

Set by the controller. The controller is unable to write the current sector.

Set by the controller. Indicating a seek failure.

Bit 2 : Read clock failed (RCF)

Set by the controller. The controller is unable to read

BP 01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

data from the disk drive.

Bit 3 : ECC hard error (EHH)

Set by the controller when an unrecoverable ECC error was detected.

Bit 4 : Header compare error (HCE)

Set by the controller. The sector address is not as expected.

Bit 5 : Header ECC error (HEC)

Set by the controller when an ECC error occurs during read sector header. It causes a current function to terminate without transferring any data from/to the disk.

Bit 6 : Disk address overflow (OVF)

Set by the controller when the seek operation is initiated with cylinder address greater than the real number of cylinders on the selected drive.

Bit 7 : Invalid address (IVA)

Set by the controller, if the cylinder address is over 1024(10).

Bit 8 : Write lock error (WLE)

Set by the controller indicating the Write protect switch is on on the selected drive during the WRITE or FORMAT operation.

Bit 9 : Operation incomplete (OPI)

Set by the controller indicating that the current operation was not successfully completed due to error conditions.

Bit 10 : Device check (DVC)

Set by the controller indicating an hardware error on selected drive.

Bit 11 : Data check (DTC)

Set by the controller indicating a data error during a READ operation.

Bit 12 : Seek incomplete (SIC)

Set by the controller, indicating a seek failure. Recalibrate function should be issued to the drive.

Set, if a drive has write lock switch on.

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

Bit 13 : Bad sector (BDS)

Set by the controller, indicating that the current sector has a bad flag.

Bit 14 : Select error (SLE)

Set by the controller, indicating that an operation was initiated to the nonexistent drive.

Bit 15 : Error in error 2 register (ER2)

Set by the controller, indicating that a fatal error is in the second error register.

4.1.7 Attention Register (BPATT)

Unibus address : xxxx14

Contains the attention summary status for all drives. A status for each drive is set after a request to that drive has been issued or diagnostic test has been performed.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DRIVE 3 SUMMARY	DRIVE 2 SUMMARY				DRIVE 1 SUMMARY	DRIVE 0 SUMMARY									

There are four status bits provided for each drive.

Bit 1: Drive ready (ATSRDY)

Set, if a drive is ready and online.

Bit 2: Drive on cylinder (ATSCYL)

Set, if a drive is on cylinder.

Bit 3: Drive in error (ATSEERR)

Set, if any error occurred on a drive.

Bit 4: Drive write protected (ATSWLK)


Set, if a drive has write lock switch on.

4.1.9 Cylinder Address Register (Cylinder)

4.1.8 Disk Address Register (DADR)

Unibus address : xxxx16

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---



Bits 0 through 10 : Cylinder number.

Bits 0 through 7 : Sector number.

The sector number is incremented after each successfully completed function. The sector number can be up to 377(8).

Bits 8 through 14 : Track number. is set by the program to The track number (head) is incremented after each successfully completed function. The head number can be up to 177(8). Parameters operation this register is set by the controller to maximum cylinder number available / cylinders/disk

Bit 15 : Reserved.

With data transfer and positioning operations this register is set by the program to the desired sector and track number.

With Format Disk operation this register is set by the program to maximum sector and track number (sectors/track - 1 and tracks/cylinder - 1).

With the controller performs the ECC correction routine. With Get Drive Parameters operation this register is set by the controller to maximum sector and track number available (sectors/track - 1 and tracks/cylinder - 1).

Note that the controller corrects the data buffer before it transfer block to the memory if the ECC correction enable bit is set. If the error is uncorrectable this register contains the value 10040(B).

RI-01 INTEL I/O 16P DISK CONTROLLER
RI-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

4.1.9 Cylinder Address Register (BPCYL)

4.1.11 ECC Pattern Register (BPECS1)

Unibus address : xxxx20

Unibus address : xxxx24

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Pattern may straddle two 16-bit words. The bit displacement of the rightmost bit of the pattern is determined by the bit count field. The actual correction is done via an exclusive-OR of error pattern and the data in disk buffer if the error correction is enabled by setting the ECI bit in the BPECS1. If the ECI bit is not set, the data is transferred to the memory without correction applied.

Bits 0 through 10 : Cylinder number.

Bits 11 through 15 : Unused.

With data transfer and positioning operations this register is set by the program to the desired cylinder number.

With Format Disk operation this register is set by the program to maximum cylinder number (cylinders/disk - 1).

With Get Drive Parameters operation this register is set by the controller to maximum cylinder number available (cylinders/disk - 1).

4.1.10 ECC Position Register (BPECL)

Bit 0 : Data Late (DLT)

Unibus address b: xxxx22 ntroller when the controller is unable to complete loading data buffer during WRITE operation

When the controller performs the ECC correction routine this register contains the bit position of the burst containing an error.

Note that the controller corrects the data buffer before it transfers block to the memory if the ECC correction enable bit is set. If the error is unrecoverable this register contains the value 10040(8).

Bits 2 to 7 : Spare

BP-03 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

4.1.11 ECC Pattern Register (BPEC2)

Unibus address : xxxx24

This register contains the 11 bit correction pattern. Each logical 1 in this pattern indicates which bit is in error. The error pattern may straddle two 16-bit words. The bit displacement to the rightmost bit of the pattern is determined by the bit count in BPEC1. The Actual correction is done by the exclusive-OR of the error pattern and the data in disk buffer if the error correction is enabled by setting the ECI bit in the BPCS1. If the ECI is set the corrupted sector is transferred to the memory without correction applied.

4.1.12 Second Error Register (BPER2)

Unibus address : xxxx26

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	I	N		T	C	V							E	D	
A	W	F		I	I	E							C	L	
D	G	T		M	E	C							S	T	

13 Transaction Count Register (BPTC)

Bit 0 : Data late (DLT)

Set by the controller when the controller is unable to complete loading data buffer during WRITE operation or transferring data buffer during READ operation while the drive requests a transfer. This is an informational error.

Bit 1 : ECC soft error (ECS)

Set by the controller. The controller sets this bit when a recoverable data ECC error has been found and ECC correction is enabled.

Bits 2 to 7 : Spare

EP-62 INTEL UNIGET DISK CONTROLLER
CONTROLLER REGISTERS

Bit 6 : Illegal vector loaded (VEC)

Set by the controller when an illegal vector value is loaded into the bus address register during the LOAD vector function. A legal vector value is in a range 0 to 774(8).

Bit 9 : controller internal error (CIE)

Set by the controller when a fatal internal error is detected.

Bit 10 : Timeout (TIM)

Set by the controller, indicating an internal Timeout is occurred.

Bit 11 : Spare

Bit 12 : Not formatted drive (NFT)

Set by the controller during the GET Drive Parameters function, if the controller failed to found any formatted header.

Bit 13 : Illegal word count (IWC)

Set by the controller when an illegal word count is loaded for any operation.

Bit 14 : Illegal disk address (IAD)

Set by the controller when a illegal disk address (cylinder, head or sector) is loaded for any operation.

Bit 15 : Spare

4.1.13 Transaction Count Register (BPTRC) test

Unibus address : xxxx30

This register contains a transaction counter incremented at a completion of any function.

010 Processor test

011 RAM test

101 Device test

110 ECC test

111 Internal Registers test

111 Timer test

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

4.1.14 Controller Internal Status (BPCNT)

Unibus address : xxxx32 Set by the computer, indicating the diagnostic function.

This register is read only and contains an information on maintenance purposes.

4.1.16 Controller Maintenance Status Register (BPMNS)

4.1.15 Controller Maintenance Control Register (BPMNC)

Unibus address : xxxx34

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D															FUN

Bits 0 - 2 : maintenance function


Code	function
001	Sequencer test
010	Processor test
011	RAM test
100	Device test
101	ECC test
110	Internal Registers test
111	Timer test

Bits 3 - 14 : Spare or error minor code

Bit 15 : Diagnostic function done (DDN)
Set by the controller, indicating the diagnostic function is completed. Must be cleared by the program.

4.1.16 Controller Maintenance Status Register (BPMNS)

Unibus address : xxxx36



Bits 0 - 4 : Error code

Code	Explanation
20	Queue operation failed
21	RAM test failed
22	Sequencer test failed
23	Processor test failed
24	Registers test failed
25	ECC test failed
26	Timer test failed

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

Bits 5 - 7 : Processor error minor code

Code	Explanation
1	Rotate 1 operation failed
2	Rotate 2 operation failed
4	Shift operation failed

Bits 8 - 11 : Processor error major code

Code	Explanation
1	Clear and test zero failed
2	Move and subtract failed
3	Test and test minus failed
4	AND / OR operations failed
5	Increment failed
6	Decrement failed
7	Shift failed
10	Add and XOR failed

Bits 12 - 15 : Reserved

The controller has only one set of registers; the program (when issuing a command) and the controller (when completing a command) are accessing the same set of registers asynchronously. In order to avoid conflicts, both the program and the controller must follow a synchronization procedure to gain exclusive access to the controller registers. Two bits (BSY bit in BPCSR register and LOCK bit in BPCS1 register) are provided for synchronization procedure. The details of synchronization procedure is explained in section 4.2 below.

To initiate an operation the program should

the CPU access to the controller registers by performing the synchronization procedure. Then according to defined, BPCSR is BPCS1 register is set and both BPCSR and BPCS1 register is clear)

new data, such as unit number, disk address, memory address and word count, into controller registers but not the BPCS1 register.

CHAPTER 5

COMMANDS

5.1 COMMANDS

To initiate an operation program sets proper data, function code and unit number into controller registers; when the program sets go bit in the BPCSR register, the controller reads the registers, clears go bit and initiates the operation. At this point, until the SEEK operation is completed, the controller can accept command for another drive (unit number). The controller is capable of performing one operation on each connected drive simultaneously. However, the controller will reject a command for a busy drive.

When an operation is completed, the controller completes the command by setting final status values into controller registers and triggering an interrupt, if IE bit is set in BPCSR register. The controller completes the commands in the same order as the corresponding positioning operations are completed.

The controller has only one set of registers; the program (when issuing a command) and the controller (when completing a command) are accessing the same set of registers asynchronously. In order to avoid conflicts, both the program and the controller must follow a synchronization procedure to gain exclusive access to the controller registers. Two bits (BSY bit in BPCSR register and LOCK bit in BPCS1 register) are provided for synchronization procedure. The details of synchronization procedure is explained in section 4.2 below.

To initiate an operation the program should

BP-01 INTELLIGENT DISK CONTROLLER
COMMANDS

- obtain access to the controller registers by performing the synchronization procedure. (When access is obtained, BSY bit in BPCSR register is set and LOCK bit in BPCS1 register is clear)
- set data, such as unit number, disk address, memory address and word count, into controller registers (but not the BPCSR register).
- set up new contents of the BPCSR register:
 - function code
 - memory address extension bits
 - IE bit with the
 - GO bit set
 - BSY bit clear
- move the new contents into the BPCSR register.

When an operation is completed (the controller triggers an interrupt), the BSY bit is set and the LOCK bit is cleared by the controller, so there is no need to perform the synchronization procedure. The program reads the final status from the controller registers and clears the BSY bit in the BPCSR register (to release access to the registers).

The commands are divided into three categories: data transfer commands, positioning commands and special commands.

The disc and Unibus address will be automatically incremented after each transferred sector from or to disk. Therefore at the end of function the disc address will contain the address of the next sector. When the cylinder address changes during the transfer, the controller will automatically perform the implied seek.

5.1.2.1 Read Data - This command reads the 256-word data from the selected sector and transfers data to the memory.

5.1.1 Positioning Commands: (disk to controller) is complete, the ECC is checked to ensure the integrity of data. If a data error occurs, positioning commands are used to position the heads over the disk pack. Such an action can take milliseconds to complete. The positioning commands are described below:

5.1.1.1 Seek Command - This command causes the heads to be moved to the cylinder address specified by the value in the EPCYL register. If the drive is unable to complete a move within 500 milliseconds or if it has moved the carriage to position outside the recording field, the drive asserts the seek error signal and the controller sets the appropriate status in registers. The controller will not issue any command to clear the seek fault.

5.1.1.2 Recalibrate (Home Seek) - This command will cause the drive positioner to position the heads over cylinder 0. This command clears drive fault and seek error. This operation is longer than seek to cylinder zero.

5.1.2 Data Transfer Commands

All data transfer commands have seek and sector search functions implied. For all commands except the Format write a match of the sector header must be made before the data transfer is started. If the HCI bit is set, the header will not be compared to the expected value, the transfer will be started based on the pre-recorded sector pulses and no header errors will be reported in case of error. Operation with HCI bit is not recommended because the controller must search for desired sector from the index pulse.

The disc and Unibus address will be automatically incremented after each transferred sector from or to disk. Therefore at the end of function the disc address will contain the address of the next sector. When the cylinder address changes during the transfer, the controller will automatically perform the implied seek.

BP-01 INTELLIGENT DISK CONTROLLER
COMMANDS

BP-01 INTELLIGENT DISK CONTROLLER
COMMANDS

5.1.2.1 Read Data - This command reads the 256-word data field from the selected sector and transfers data to the memory. When the sector data transfer (disk to controller) is complete, the ECC is checked to ensure the integrity of data. If a data error occurred, the ECC correction routine is executed to determine whether the error is correctable. If the ECD bit in the BPCSl is set, the controller will not correct data in the buffer before transferring them to the memory.

5.1.2.2 Read ID - This command transfers the 2-word sector header field for requested number of sectors (up to 127).

5.1.2.3 Write Data - This command writes the 256-word data field of the selected sector. A two word ECC is appended to each sector. If the word count is less than 256 the remaining data are unpredictable (not zero filled). After the sector transfer the disk address is automatically incremented.

5.1.2.4 Format Header and Data - This command writes the 2-word header field obtained from the memory and 256-word data generated in the controller. The data are generated with two fixed word pattern. First word is B6DB(16) second EB6D. A number of the sector to format is computed from BPWCT register using formula sector counter = BPWCT/2.

5.1.3 Special Commands

Special commands are used to initialize the controller, or get the drive characteristics and format disk drive. maintenance commands are special commands.

5.1.3.1 No operation - This command selects drive, reports the drive status into the BPDSR register and clears Unibus address and extension bits.

5.1.3.2 Controller Clear - This command cause the controller to initialize itself and clear all registers, flush the internal queue and set ready bit in BPCSR. This command does not generate interrupt.

5.1.3.3 Load vector - This command is used to load the interrupt vector. The vector value must be supplied in the BPBAM register. Controller checks if the vector is loaded before issuing the interrupt. If the vector is not loaded, the interrupt to default vector (174(8)) will be issued at the end of each command. This command will not generate interrupt itself.

5.1.3.4 Get drive parameters - This command is used to obtain the physical drive size. The drive must be formatted prior to issuing this function. The controller will return the drive physical size into the BPDAD and BPCYL registers. Note that this function can take a significant time to complete at the first time after controller initialization.

5.1.3.5 Format disk - This command is used to format the drive automatically. Note that this command can take a significant time to complete. While this function is active, the controller is not ready to accept the next command for other drives.

5.1.3.6 Dump Ram - This command is used for diagnostic purposes.

When interrupt occurs, the controller already sets Busy bit, so the program does not need to do that. But the program should clear this bit after it finishes servicing the interrupt.

BP-01 INTELLIGENT DISK CONTROLLER COMMANDS

5.1.3.7 Maintenance command - This command is used for diagnostic purposes.

5.2 SYNCHRONIZING ACCESS TO DEVICE REGISTERS

If the program tries to access device registers, while the controller is changing register contents, an unpredictable result might appear. The program should follow these rules to synchronize access to the controller registers.

When the controller completes any operation, it will set registers to proper values. To do this, controller first sets Lock bit in the Control and status register (CSR) and waits for Busy bit clear. Then it updates register contents, clears Lock bit and sets Busy bit; if Enable interrupt bit is set, it triggers an interrupt.

The program should follow the following procedure: before it tries to access controller registers, it sets Busy bit and checks the Lock bit in Control and status register (CSR). If Lock bit is set, the program clears Busy bit and waits for an interrupt.

If Lock bit is clear, the program has an access to controller registers. The program then sets all desired values into registers and clears Busy bit by loading new function code in BPCSR register.

NOTE

Use of read-modify-write instructions is not recommended.

After initialization the program sets the default values for the various symbols which are used to control the operation such as:

a) When interrupt occurs, the controller already sets Busy bit, so the program does not need to do that. But the program should clear this bit after it finishes servicing the interrupt.

displayed and changed. Initial values are in square brackets.

BRK [0J ASCII code for the break character. Typing this character causes the current operation to abort.

CSESC Current number of sectors to transfer. Must be set before READ or WRITE function.

CYL Current Cylinder number

DRIVE E03 Current Drive number. Can be in range from 0 to 3.

HEAD Current Head Number

CHAPTER 6

DIAGNOSTICS

The BPFMT formatter-diagnostic is a stand-alone program intended as a preliminary formatting program and test tool. The BPFMT is distributed in a bootable format.

This chapter describes the use of the BPFMT program. It is assumed the familiarity with the BP-01 controller, as well as the boot procedures.

6.1 INVOKING THE BPFMT

BPFMT can be booted by hardware from the magnetic tape or by software B00 command from the disk media. When the program initializes itself the following message will be displayed:

BP-01 Formatter-Diagnostic program v1.0

6.2 BPFMT COMMANDS

After initialization the program sets the default values for the various symbols which are used to control the operation such as disk-type, interrupt address etc.

The following is the table of the symbols which can be displayed and changed. Initial values are in square brackets.

BRK [0]	ASCII code for the break character. Typing this character causes the current operation to abort.
CSESC	Current number of sectors to transfer. Must be set before READ or WRITE function.

BP-01 INTELLIGENT DISK CONTROLLER

Valid operators are +, -, *, /, = (plus, minus, and, or)

CYL	Current Cylinder number
DRIVE [0]	Current Drive number. Can be in range from 0 to 3.
HEAD	Current Head number.
INTAD [174]	controller interrupt vector address.
NCYLS	Number of Cylinders on device. This value is set automatically if TYPE is nonzero.
NHDS	Number of Heads on device. This value is set automatically if TYPE is nonzero.
NSECS	Number of Sectors on device. This value is set automatically if TYPE is nonzero.
RBUF	Buffer for reading data.
REP [1]	Routine invocation repeat count
SECT	Current Sector number.
TYPE [11]	Device type number. This value can be modified to other drive type or zero.
UADD [174000]	Controller CSR base address
WBUF	Buffer for writing.

Memory and symbol examination and modification is similar to the Online Debugger. Each line begins with a '>' prompt.

The following is a list of the general rules:

- All numerical data is in octal representation
- expressions may be used to express location to be open
- Expressions are evaluated left to right and may contain both numbers and symbols

- Valid operators are [+, -, &, !] (plus, minus, and, or)
- Any illegal input is flagged with a '?'

There are two command characters:

[/] (slash) Open memory location

[<ESC>] (escape) Start routine

6.2.1 Open memory location

Opening memory and modifying it are just like in ODT. To open a location, type the address followed by a slash. BPFMT will show the contents and will wait for input or terminator. If the value is then typed, that value will be stored into the open location.

Terminators are

<LF> (linefeed) open following location

<CR> (carriagereturn) begin new line with prompt

[?] (question-mark) reopen the same location again

[^] (circumflex) open previous location

6.2.3 Printing an expression value

After a prompt, an expression may be typed followed by an equals sign.

6.2.2 Start routine - ESCAPE

Routines are started through typing the routine number terminated by the ESCAPE character. The following is a list of routines:

Number	Routine	Description
0	MAIN	Full format and check
1	INITC	Initialize the controller
2	REZT	Home seek
3	SEEKT	Seek test
4	TRK0	Format track zero

5	RW	Read/Write pass over disk
6	WDAT	Write data
7	RDAT	Read data
10	FMT	Format disk - track format
11	SHAKE	Random seeks under interrupts
12	FLAG	Flag bad sectors on disk
13	WALK	Walk through the registers
14	WBOT	Write boot block
15	FMT2F	Format drive
16	GDPT	Get drive parameters

6.2.3 Addressing the controller CSRs

prefixing an expression by ";" causes the base address of the CSRs to be added to that expression. For example ";6" is the Command and Status-1 register and ";12" is the Error-1 Register.

6.2.4 Addressing the saved controller CSRs

BPFMT keeps copy of the controller registers into internal memory. This is useful for examining controller register setting prior to function execution.

prefixing an expression by "*" causes the virtual base address of the saved CSRs to be added to that expression. For example ".*6" is the Command and Status-1 register and ".*12" is the Error-1 Register.

6.2.5 Printing an expression value

After a prompt, an expression may be typed followed by an equal sign.

The number of bytes to be read into the slave must be configured at the same number of sectors as the BPFMT for the specific drive. To inspect the BPFMT internal table start here seek test and examine locations NCYLS, NHDS and NCESC for that drive type.

6.4.2 Formatting

6.3 DRIVE TYPES

There are three ways to format the disk pack:
The formatter must be configured to operate on the drive at hand
since many different models can be connected to the controller.

Symbol TYPE contains an information on the type of the
drive. If the TYPE contains zero, the BPFMT will not load physi-
cal characteristics (sectors, heads and cylinders) automatically.

The following is the table of drive types and symbol names

F160	Fujitsu 160MB
F300	Fujitsu 300MB
F640	Kentronix 640MB
EAGLE	Fujitsu EAGLE 460MB
NEC1	NEC 500MB
AX40	Ampex 40MB
AX80	Ampex 80MB

6.4 FORMATTING A DISK

6.4.1 Preparation

Boot the formatter and set the type location appropriately. Be
sure that the controller is plugged in. The drive must be
configured to the same number of sectors as the BPFMT for the
specific drive. To inspect the BPFMT internal table start Home
seek test and examine locations NCYLS, NHDS and NCESC for that
drive type.

Drive not ready. (BP.DSR/'READY')

Drive not present not ready or in error.

Error bit ON. (BP.CSR/'ERROR')

6.4.2 Formatting

There are three ways to format the disk pack:

1. Invoke Full format and check routine, the pack will be first tested then formatted, checked for bad sectors and formatted again. This operation can be quite time-consuming for large capacity devices.
2. Invoke routines 0 to 4 to check the disk, then start the FMT routine. This routine formats a pack track by track and checks for validity.
3. Invoke routines 0 to 4 to check the disk, then start a FMT2F routine. This routine will start controller routine to format a pack and will not check the contents of the formatted data. You can start the routine FLAG 12 to scan the pack for bad sectors.

6.5 ERROR MESSAGES

Keyboard interrupt. (BP.CSR/PC)

Break character hit during the operation.

Error after init. (BP.CSR/'ERROR')

The controller is not properly initialized.

Software timeout, function not completed (BP.CSR/'BUSY')

The function was not completed in the expected interval.

Drive not ready. (BP.DSR/'READY')

Drive not present not ready or in error.

The read data was not as expected.

Error bit ON. (BP.CSR/'ERROR')

Function terminated with error.

BUSY bit not cleared by INIT. (BP.CSR/'BUSY')
STOR)

Initialization was not successful.

Bootstrap written to drive 0.

This is an informational message.

BUSY bit OFF. (BP.CSR/'BUSY')

Function never done.

Software detected error. (Read/Expected)

Data read not as written.

Software timeout, no interrupt. (STATUS)

interrupt never came.

Idle, BUSY bit ON (BP.CSR/'BUSY')

Invalid bit setting after IDLE function.

Illegal function not detected. (BP.CSR/'STATUS')

Controller was unable to detect the illegal function.

Program error. (PC/PS)

Compare error. (Read/Expected)

Memory trap during read/write or other trap.

The read data was not as expected.

Bad sectors flagged =

Invalid BP.CSR value after INIT (BP.CSR).

BP-01 INTELLIGENT DISK CONTROLLER

BP-01 INTELLIGENT DISK CONTROLLER

Initialization unsuccessful.

Bad sector found, cannot flag. (CYL/HEAD/SECTOR)

~~Bad sector flagged~~ (CYL/HEAD/SECTOR)
Sector remains unflagged.

Cannot read memory location (OFFSET)

Controller registers not present.

Cannot write memory location (OFFSET)

Controller registers not present.

No response on unibus (DEV ADDR)

Controller registers not present.

No interrupt in 1 msec. (BP.CSR)

Controller does not respond after an interval.

Unsolicited interrupt. (BP.CSR)

Unexpected interrupt from the controller.

Hardware/Software version

Report on versions.

Program error. (PC/PS)

Memory trap during read/write or other trap.


Bad sectors flagged =

This is the informational message.

BP-01 INTELLIGENT DISK CONTROLLER


Bad sector flagged. (CYL/HEAD/SECTOR)

This is the informational message.



PLATINENMASS 398,6 X 214,3 MM

CADE 110485 DJ09/1 SERVICE



REV. 1.1	DATE	SH OF	K	CODE NO.
ISKRA DELTA				


/7.5FD MIDL

/9.8C CKG2/I






5.6FD P39

1.8GD P-BUS

2HD PU2
6C CINI
6C IFTIMH
JAC IIL



/13.9G
/12.9F
/11.0F
/10.0E
T-BLIS
/9.8C
/8.0E
/7.0B
/4.9C
/3.5G



R15 K47

+5

REV. 1.1 DATE : 166.86 SH 2 OF 14

ISKRA DELTA
DISK CONTROLLER BP+
16 BIT HPU

5
R14 K47


PD4 -> /6.5C
PD5 -> /6.5C
PD6 -> /6.5C
PD7 -> /6.5C


PD0 -> /6.5C
PD1 -> /6.5C
PD2 -> /6.5C
PD3 -> /6.5B

T0
Y1
Y2
Y3


J K CODE NO.


1





REV. 1.1	DATE 16.6.86	SH 4 OF 14	J K CODE NO.
ISKRA DELTA			
DATA BUS SOURCES DESTINATIONS DECODING			
Y-BUS DESTINATIONS DECODING.CLOCK GEN.			





REV. 1.1


DATE: 16.6.86.


SH 6 OF 14

CODE NO.


ISKRA DELTA


PROM A - PIPELINE LITERAL REGISTER
AUX-REG-FILE A - PROCESSOR DATA SOURCE








4.900 DUDRL
 4.500 ROLFL
 4.500 DRYDL
 4.500 SUDATL
 4.400











ST600FR2

1 -TAG1-/12.5F
 2 -TAG2-/12.5F
 3 -TAG3-/12.5F
 4 -BUS0-/12.5B
 5 -BUS1-/12.5B
 6 -BUS2-/12.5B
 7 -BUS3-/12.5C
 8 -BUS4-/12.5C
 9 -BUS5-/12.5C
 10 -BUS6-/12.5C
 11 -BUS7-/12.5D
 12 -BUS8-/12.5E
 13 -BUS9-/12.5E
 14 -OPNCBL-/12.5H
 15 -FL7-/12.6G
 16 -SKERR-/12.6D
 17 -ONCYL-/12.6G
 18 -IDX-/12.6G
 19 -RDY-/12.6D
 20 -BSY-/12.6D
 21 -USFI TAG-/12.5F
 22 -SEL0-/12.5G
 23 -SEL1-/12.5G
 24 -SCI-/12.6G
 25 -SEL2-3-/12.6C
 26 -WPT-/12.6D
 27 -PICK-/12.3A
 28 -BUSQ-/12.5E
 29 +TAG1-/12.5F
 30 +TAG2-/12.5F
 31 +TAG3-/12.5F
 32 +TAG4-/12.5F
 33 +TAG5-/12.5F
 34 +BUS0-/12.5B
 35 +BUS1-/12.5B
 36 +BUS2-/12.5B
 37 +BUS3-/12.5C
 38 +BUS4-/12.5C
 39 +BUS5-/12.5C
 40 +BUS6-/12.5C
 41 +BUS7-/12.5D
 42 +BUS8-/12.5E
 43 +BUS9-/12.5E
 44 +OPNCBL-/12.5H
 45 +FL1-/12.6F
 46 +SKERR-/12.6D
 47 +ONCYL-/12.6G
 48 +IDX-/12.6G
 49 -RDY-/12.6D
 50 -SY-/12.6D
 51 -USFI TAG-/12.5F
 52 -SEL0-/12.5H
 53 -SEL1-/12.5G
 54 -SCI-/12.6G
 55 -SEL2-3-/12.6B
 56 -WPT-/12.6D
 57 -HOLD-/12.3A
 58 -BUS10-/12.5E

ST260FR2

1 -SCLK1-/13.0H
 2 -RDATA1-/13.0H
 3 -ROCK1-/13.0H
 4 -WCLK1-/13.9D
 5 -WDAI1-/13.7D
 6 -SEL0-/13.4H
 7 -SKEND1-/13.0G
 8 +SCLK1-/13.0G
 9 +RDATA1-/13.0G
 10 +ROCK1-/13.0H
 11 +WCLK1-/13.9D
 12 +WDAI1-/13.7D
 13 -SEL0-/13.4H
 14 -SKEND1-/13.0G

ST260FR2

1 -SCLK2-/13.0E
 2 -RDATA2-/13.0F
 3 -ROCK2-/13.0F
 4 -WCLK2-/13.9D
 5 -WDAI2-/13.7D
 6 -SEL1-/13.4G
 7 -SKEND2-/13.0F
 8 +SCLK2-/13.0E
 9 +RDATA2-/13.0F
 10 +ROCK2-/13.0F
 11 +WCLK2-/13.9D
 12 +WDAI2-/13.7D
 13 -SEL1-/13.4H
 14 -SKEND2-/13.0F

ST260FR2

1 -SCLK4-/13.0B
 2 -RDATA4-/13.0B
 3 -ROCK4-/13.0B
 4 -WCLK4-/13.9D
 5 -WDAI4-/13.7D
 6 -SEL2-/13.4G
 7 -SKEND4-/13.0B
 8 +SCLK4-/13.0B
 9 +RDATA4-/13.0B
 10 +ROCK4-/13.0B
 11 +WCLK4-/13.9D
 12 +WDAI4-/13.7D
 13 -SEL3-/13.4G
 14 -SKEND4-/13.0B

ST260FR2

1 -SCLK3-/13.0D
 2 -RDATA3-/13.0D
 3 -ROCK3-/13.0D
 4 -WCLK3-/13.9D
 5 -WDAI3-/13.7D
 6 -SEL2-/13.4G
 7 -SKEND3-/13.0D
 8 +SCLK3-/13.0D
 9 +RDATA3-/13.0D
 10 +ROCK3-/13.0D
 11 +WCLK3-/13.9D
 12 +WDAI3-/13.7D
 13 -SEL2-/13.4H
 14 -SKEND3-/13.0D

REV. 1.1

DATE

SH 14 OF 14

J

K

CODE NO.

PREGLED VARIANT V SESTAVNICI

Var.	Ident variente	Naziv
01A	20275044	PODNOŽJE VTE: DD11-FK - DE

PREGLED IZDAJ IN SPREMEMB V SESTAVNICI

Izd.	Ovestilo	Datum obvestila	Št. sp.	Opis spremembe	Veličina za varianto	Datum izdale	Referent	Avtor izdale	Pozn. avt.
01	12-081	26.12.09		NOVA SESTAVNICA	A	1.1.1	9.12.09	01 JEFF M.	

Iskra Delta

NASLOVNI LIST SESTAVNICE

Obvest. - Nalog	Datum Izpisa	Izdaja	Ident sestavnice	Dekada List
12-081	9.12.09	01	20275044	C1

N - neaktivni (nisi u delu)
 - neaktivni (do datuma)
 - neaktivni
 D - aktivni (u delu)
 - aktivni (do datuma)
 - aktivni
 E - aktivni (od datuma)

F - fiksni imobilni sredstva, ki se dobitkovno
 - fiksni imobilni sredstva (fiksna uporaba)
 G - hranilni del (je strukturirano)
 - usluge
 H - drživi inventar
 I - hranilni materijal
 J - servisni materijal
 K - tehnički sistem
 L - tehnički sistem, ki se ne skladisti
 M - proizvodna storitev
 O - izdelek, lastni produkt
 P - proizvodna storitev za zmanjšanje naročila
 Q - programski opremi na mediju
 R - proizvodna razvojna luka
 S - proizvodna razvojna luka, prenosc
 T - dokumentacija, literatura
 U - dokumentacija, literatura
 V - servisni materijal
 X - servisni materijal
 Y - za vrednovanje
 Z - izdelek, lastni produkt
 A - programski opremi na mediju

0 - kupljeno v sklopu v SOZD
 1 - kupljeno v sklopu v SOZD
 2 - kupljeno v sklopu v SOZD
 3 - lastni produkt ID - izdelek v SOZD
 po dokumentecu ID
 4 - lastni produkt ID - izdelek izven SOZD
 po dokumentecu ID
 5 - izdelek v prejšnjih obeh ID
 6 - proto
 7 - kupljeno s kroglo - ni niti nadzor
 8 - kupljeno v sklopu v SOZD
 9 - kupljeno v sklopu v SOZD

Poz.	Ident	Naziv	Napotilo	Količina za vnos							Vela
				S	K	P	I	EM	BF	A	
014	20275044	PODNOŽJE UTJE, DD11-PK - DE		A	S	2	1	0	*		
001	29841044	PODNOŽJE UTJE, DD11-PK-SK		A	D	8	1	0	1		
002	20285044	NOSILEC VEZ, PLOŠČE-UZDOLŽNI		A	E	6	1	0	2		
003	20286044	NOSILEC VEZ, PLOŠČE-PREŽNI		A	E	6	1	0	2		
004	20214044	NOSILEC KONEKTORJA PREŽNI		A	E	6	1	0	2		
005	204100091	UTJAK MZ112 JE4 ZN20KR		21784044	IS-F, 03, 01	4	X	0	9		
006	17838091	UTJAK M4X12 JE4 ZN20KR			Y-M, B1, 111	4	X	0	10		
007	03524091	UTJAK M8X10 JE5 ZN20KR			IS-F, 03, 18	4	X	0	4		
008	05805091	PODLOŽNIK M45 JEU ZN20KR			IS-F, 06, 14	4	X	0	4		
009	20300044	UCODNIK TM70 88*1,0			TP-L, 07, 103	4	L	0	2		
010	29942044	SPOLKA OKESNA ENKE, 3/0, 5-1			A	9	1	0	1		
Iskra Delta											
SESTAVNICA				Avtor Izdaje	Obvest. – Nalog	Datum Izpisa	Izdaja	Ident sestavnice	Dodatak Li:	20275044	
				JEFTIC M.	12-081	9.12.86	01	20275044	01*	01*	

PREGLED VARIANT V SESTAVNICI

Var.	Ident variente	Naziv
01A	20279044	FOTNOŠEVT: E, DT11-TK - DE

PREGLED IZDAJ IN SPREMEMB V SESTAVNICI

Izd.	Obvestilo	Datum obvestila	Št. sp.	Opis spremembe	Veličina za varianto	Datum izdaje	Referent	Avtor izdaje	Pč av
01	12-082	16.12.05		NOVA SESTAVNICA	A	7.12.06	03	JEFTIC M.	

Iskra Delta

NASLOVNI LIST SESTAVNICE

Obvest. - Nalog	Datum Izpisa	Izdaja	Ident sestavnice	Dodatak List
12-092	9.12.06	03	70779044	014

neaktivni (bez datuma)
- neaktivni (do datuma)

E - lastni del (bez strukture)
G - lastni del (s strukture)

L - usluge

U - dokumentacija, literatura
V - sandani materijal

Z - za vrednovanje
- izdelak, lastni produkt
O - programski oprema na mediju

M - materijal, ni ga kupujemo
N - materijal, ga kupujemo

R - proizvodnja novotvorenih delova
- serijska Proizvodnja
- izdelak v prehodnih cestnicah

T - orodje
U - lastni del (s strukture)

po dokumentaciji
po dokumentaciji

3 - lastni produkt ID - izdelak v SOZD
- izdelak v SOZD
4 - lastni produkt ID - izdelak izven SOZD
- izdelak v prehodnih cestnicah ID
5 - prosto
6 - prosto

7 - kupljeno u NITRO - ni nad randal
8 - kupljeno u NITRO - ni nad randal

9 - par do dve komade
0 - nemalo

10 - 100
100 - 1000
1000 - 10000
10000 - 100000
100000 - 1000000

11 - 100
100 - 1000
1000 - 10000
10000 - 100000
100000 - 1000000

12 - 100
100 - 1000
1000 - 10000
10000 - 100000
100000 - 1000000

13 - 100
100 - 1000
1000 - 10000
10000 - 100000
100000 - 1000000

14 - 100
100 - 1000
1000 - 10000
10000 - 100000
100000 - 1000000

15 - 100
100 - 1000
1000 - 10000
10000 - 100000
100000 - 1000000

16 - 100
100 - 1000
1000 - 10000
10000 - 100000
100000 - 1000000

17 - 100
100 - 1000
1000 - 10000
10000 - 100000
100000 - 1000000

18 - 100
100 - 1000
1000 - 10000
10000 - 100000
100000 - 1000000

Poz.	Ident	Naziv	Veljača	Količina za vnos												
				S	K	P	I	EM	BF	A						
014	20279044	PONOSJE UT. E: DD11-DK - DE														
001	29840044	PONOSJE UT. E: DD11-DK-SK														
002	20285044	NOŠILEC VEZ, PLOXE-UZDOLŽNI														
003	20286044	NOŠILEC VEZ, PLOXE-PREŠNI														
004	22014044	NOŠILEC KONEKTOR JA PREŠNI														
005	01100091	VIJAK M3X12 JE4 ZN20KR														
006	17888091	VIJAK M4X12 JE4 ZN20KR														
007	02536091	VIJAK M5X10 JE5 ZN20KR														
008	05905091	PONOSJE A5 JEU ZN20KR														
009	20200044	UZNOK T870 SR*1,0														
010	29962044	SPOLJKO ONEŠNA SN25,3/0,3-1														

Iskra Delta

SESTAVNICA

PONOSJE UT. E: DD11-DK - DE

Avtor Izdaje Obvest - Nalog Datum Izpisa Izdaja Ident sestavnice Dekada Lis

JEFIC M. 12-082 9.12.86 01 20279044 01

PREGLED VARIANT V SESTAVNICI

Var.	Ident variante	Naziv	
014	20277044	ODONOSJE UT. E:	DD11-MK - DE

PREGLED IZDAJ IN SPREMENB V SESTAVNICI

Izd.	Obvestilo	Datum obvestila	Št. sp.	Opis spremembe	Vella za varianto	Datum Izdaje	Referent	Avtor Izdale	Pod avto	Var.	Ident variante	Naziv	Obvest. - Nalog	Datum Izpis	Izdaja	Ident sestavnice	Dokada List	
										Var.	Ident variante	Naziv	Obvest. - Nalog	Datum Izpis	Izdaja	Ident sestavnice	Dokada List	
01	12-093	66, 12, 07		NOVA SESTAVNICA	A	9.12.84	03	JEFFIA M.		014	20277044	ODONOSJE UT. E:	DD11-MK - DE	12-093	9.12.84	01	03777044	014

Iskra Delta

NASLOVNI LIST SESTAVNICE

D	- kućanstven (torez struktura)	T	- proizvod	1 - 10
E	- lastni del (torez struktura)	U	- dokumentacije, literatura	1 - 10
G	- usluge	V	- servitni material	1 - 10
H	- drobn. inventar	Y	- za vodstvanije	1 - 10
I	- Habil, povezave, itce	Z	- izdelek, lastni produkt	1 - 10
L	(korisna na doživno)	O	- programatska oprema na mediju	1 - 10
M	- materijal, ki ga kupujemo			1 - 10

Poz.	Ident	Naziv	Napotilo	Količina za vnos						Velja do	
				S	K	P	I	EM	BF	A	
014	20277044	PODNOVJE DD11-MX-SK									
	001	NOSILEC VEZ, PLOŠČE-VZDOLŽNI									
	002	NOSILEC VEZ, PLOŠČE-PREČNI									
	003	NOSILEC KONEKTORJA PREČNI									
	004	21784044									
	005	VIJAK M3X1,2 JE4 ZN20KR									
	006	VIJAK M4X1,2 JE4 ZN20KR									
	007	VIJAK M6X1,0 JE5 ZN20KR									
	008	PODLONKA AE									
	009	ODNIM T870 X9*1,0									
	010	SESTAVNA DESENKA SN7573/0; S-1									

Avtor Izdaje	Obvest.- Nalog	Datum Izpisa	Izdaja	Ident sestavnice	Dekada	List
JEFIC M.	12-083	9.12.86	Q1	20277044	Q1	1

Iskra Delta

SESTAVNICA

ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ
ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ
ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ
ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ ଶିଳ୍ପ