

PREGLED VARIANT V SESTAVNICI

Var.	Ident variante	Naziv
014	24469044	EMOTA KRUHILNA BP-01
		<i>divb kontroler</i>

PREGLED IZDAJ IN SPREMEMB V SESTAVNICI

Izd.	Obvestilo	Datum obvestila	Št. sp.	Opis spremembe	Velja za variante	Datum izdaje	Referent	Avtor izdaje	Podpis avtorje
01	12-079	06.12.09		NOVA SESTAVNICA	A	9.12.06	03	KNEZO F.	

'skra Delta	Obvest. - Nalog	Datum izpisa	Izdaja	Ident sestavnice	Dekada	List
	12-079	9.12.06	01	24469044	01*	

NASLOVNI LIST SESTAVNICE

EMOTA KRUHILNA BP-01

V BETAJNCI
 A - seznam (brez datuma)
 B - seznam (brez datuma)
 N - seznam (brez datuma)
 M - seznam (brez datuma)

A - KODIRANJE
 A - embalaža
 B - fazoni, listini deli
 C - sklopi, ohišja, ohišja
 D - listini deli (za strukturo)
 E - listini deli (za strukturo)
 F - listini deli (za strukturo)
 G - listini deli (za strukturo)
 H - listini deli (za strukturo)
 I - listini deli (za strukturo)
 J - listini deli (za strukturo)
 K - listini deli (za strukturo)
 L - listini deli (za strukturo)
 M - listini deli (za strukturo)

B - KODIRANJE
 B - pomožni materiali, pribor
 C - vzorci za razpis
 D - listini deli, ki se sklopijo
 E - listini deli, ki se sklopijo
 F - listini deli, ki se sklopijo
 G - listini deli, ki se sklopijo
 H - listini deli, ki se sklopijo
 I - listini deli, ki se sklopijo
 J - listini deli, ki se sklopijo
 K - listini deli, ki se sklopijo
 L - listini deli, ki se sklopijo
 M - listini deli, ki se sklopijo

C - KODIRANJE
 C - pomožni materiali, pribor
 D - vzorci za razpis
 E - listini deli, ki se sklopijo
 F - listini deli, ki se sklopijo
 G - listini deli, ki se sklopijo
 H - listini deli, ki se sklopijo
 I - listini deli, ki se sklopijo
 J - listini deli, ki se sklopijo
 K - listini deli, ki se sklopijo
 L - listini deli, ki se sklopijo
 M - listini deli, ki se sklopijo

D - KODIRANJE
 D - pomožni materiali, pribor
 E - vzorci za razpis
 F - listini deli, ki se sklopijo
 G - listini deli, ki se sklopijo
 H - listini deli, ki se sklopijo
 I - listini deli, ki se sklopijo
 J - listini deli, ki se sklopijo
 K - listini deli, ki se sklopijo
 L - listini deli, ki se sklopijo
 M - listini deli, ki se sklopijo

E - KODIRANJE
 E - pomožni materiali, pribor
 F - vzorci za razpis
 G - listini deli, ki se sklopijo
 H - listini deli, ki se sklopijo
 I - listini deli, ki se sklopijo
 J - listini deli, ki se sklopijo
 K - listini deli, ki se sklopijo
 L - listini deli, ki se sklopijo
 M - listini deli, ki se sklopijo

F - KODIRANJE
 F - pomožni materiali, pribor
 G - vzorci za razpis
 H - listini deli, ki se sklopijo
 I - listini deli, ki se sklopijo
 J - listini deli, ki se sklopijo
 K - listini deli, ki se sklopijo
 L - listini deli, ki se sklopijo
 M - listini deli, ki se sklopijo

G - KODIRANJE
 G - pomožni materiali, pribor
 H - vzorci za razpis
 I - listini deli, ki se sklopijo
 J - listini deli, ki se sklopijo
 K - listini deli, ki se sklopijo
 L - listini deli, ki se sklopijo
 M - listini deli, ki se sklopijo

H - KODIRANJE
 H - pomožni materiali, pribor
 I - vzorci za razpis
 J - listini deli, ki se sklopijo
 K - listini deli, ki se sklopijo
 L - listini deli, ki se sklopijo
 M - listini deli, ki se sklopijo

I - KODIRANJE
 I - pomožni materiali, pribor
 J - vzorci za razpis
 K - listini deli, ki se sklopijo
 L - listini deli, ki se sklopijo
 M - listini deli, ki se sklopijo

J - KODIRANJE
 J - pomožni materiali, pribor
 K - vzorci za razpis
 L - listini deli, ki se sklopijo
 M - listini deli, ki se sklopijo

K - KODIRANJE
 K - pomožni materiali, pribor
 L - vzorci za razpis
 M - listini deli, ki se sklopijo

L - KODIRANJE
 L - pomožni materiali, pribor
 M - vzorci za razpis

M - KODIRANJE
 M - pomožni materiali, pribor

N - KODIRANJE
 N - pomožni materiali, pribor

O - KODIRANJE
 O - pomožni materiali, pribor

P - KODIRANJE
 P - pomožni materiali, pribor

Q - KODIRANJE
 Q - pomožni materiali, pribor

R - KODIRANJE
 R - pomožni materiali, pribor

S - KODIRANJE
 S - pomožni materiali, pribor

T - KODIRANJE
 T - pomožni materiali, pribor

U - KODIRANJE
 U - pomožni materiali, pribor

V - KODIRANJE
 V - pomožni materiali, pribor

W - KODIRANJE
 W - pomožni materiali, pribor

X - KODIRANJE
 X - pomožni materiali, pribor

Y - KODIRANJE
 Y - pomožni materiali, pribor

Z - KODIRANJE
 Z - pomožni materiali, pribor

Poz	Ident	Naziv	Napotilo	S	K	P	I	EM	BF	Količina za vnos		Velja do
										A	*	
01A	24469044	ENOTA KRMILNA BP-01		A	S			2	1	0		
001	18908044	IC 74F00 TTL DIP P		A	M			8	1	0	3	
002	18910044	IC 74F04 TTL DIP P		A	M			8	1	0	3	
003	18911044	IC 74F08 TTL DIP P		A	M			8	1	0	3	
004	18912044	IC 74F10 TTL DIP P		A	M			8	1	0	3	
005	18920044	IC 74F138 TTL DIP P		A	M			8	1	0	3	
006	18923044	IC 74F153 TTL DIP P		A	M			8	1	0	3	
007	18924044	IC 74F157 TTL DIP P		A	M			8	1	0	3	
008	19345044	IC 74F161 TTL DIP P		A	M			8	1	0	3	
009	20969044	IC 74F175		A	M			8	1	0	3	
010	18929044	IC 74F219 TTL DIP P		A	M			8	1	0	3	
011	18930044	IC 74F240 TTL DIP P		A	M			8	1	0	3	
012	18931044	IC 74F244 TTL DIP P		A	M			8	1	0	3	
013	18932044	IC 74F245 TTL DIP P		A	M			8	1	0	3	
014	18933044	IC 74F251 TTL DIP P		A	M			8	1	0	3	
015	18937044	IC 74F299 TTL DIP P		A	M			8	1	0	3	
016	18941044	IC 74F373 TTL DIP P		A	M			8	1	0	3	
017	18942044	IC 74F374 TTL DIP P		A	M			8	1	0	3	
018	19800044	IC 74F521 TTL DIP P		A	M			8	1	0	10	
019	18917044	IC 74F74 TTL DIP P		A	M			8	1	0	1	
020	19946044	IC 74F86 TTL DIP P		A	M			8	1	0	1	
021	10164044	IC 74LS259 TTL DIP P	TP-K,09,114	A	M			8	1	0	1	
022	11505044	IC 74LS273 TTL DIP P	TP-K,09,114	A	M			8	1	0	1	
023	14927044	IC 74805 TTL DIP P	TP-K,09,114	A	M			8	1	0	1	
024	18903044	IC 74S273 TTL DIP P		A	M			8	1	0	1	
025	14933044	IC 74S31 TTL DIP P	TP-K,09,114	A	M			8	1	0	1	
026	14694044	IC 75452 LIN DIP P		A	M			8	1	0	1	
027	10148044	IC 8640 LIN DIP P		A	M			8	1	0	1	
028	10150044	IC 8641 LIN DIP P		A	M			8	1	0	1	
029	10435044	IC 8837 LIN DIP P		A	M			8	1	0	1	

A - aktiven (bez datuma)
 B - aktiven (sa datumom)
 M - neaktivni (sa datumom)
 R - neaktivni (bez datuma)
 S - suradnik, ostavak
 T - listovi del (sa strukturama)
 U - usuge
 V - servisi materijal
 Z - izdaci materijal
 M - materijal, ki ga kupujemo
 N - materijal, ki ga kupujemo
 P - prototipna rezervna baza
 B - prototipna rezervna baza
 Y - prototipna rezervna baza
 Z - prototipna rezervna baza
 S - prototipna rezervna baza
 T - prototipna rezervna baza
 U - prototipna rezervna baza
 V - prototipna rezervna baza
 Z - prototipna rezervna baza

Poz	Ident	Naziv	Napopitilo	S	K	P	I	EM	BF	A	Kolicina za vnos					Velja do
014	24469044	ENOTA KRMILNA BP-01		A	S	2	1	0	0	*						
088	14045044	KONDENZ KER*220N 50V	TP-K,02,115	A	M	9	1	0	0	50						
089	06251091	KOVICA B 3X0,3X12 ME	IS-F,07,15	A	M	9	1	0	0	4						
090	14155044	FOBN0XJE DIP SPAJK*18	TP-K,12,103	A	M	9	1	0	0	18						
091	14179044	FOBN0XJE DIP SPAJK*20	TP-K,12,103	A	M	9	1	0	0	17						
092	14161044	FOBN0XJE DIP SPAJK*24	TP-K,12,103	A	M	9	1	0	0	1						
093	22945044	PLOŠKA TIV-UNIBUS DISK KONTROLER		A	E	4	1	0	0	1						
094	14156044	DISTANCIK MONT TOS/S	TP-K,12,107	A	M	9	1	0	0	1						

Iskra Delta	SESTAVNICA		KNEGO P.	12-079	9.12.86	01	24469044	01*	01*
	Avtor izdaje	Obvest. - Nalog							

BP-01 INTELLIGENT DISK CONTROLLER

- 1.2 OVERVIEW 1-1
- 1.2.1 Introduction 1-1
- 1.2.2 General Description 1-2
- 1.2.3 Standard Features 1-2
- 1.2.4 Specifications 1-3
- 1.2.4.1 Functional Characteristics 1-3
- 1.2.4.2 Performance Characteristics 1-4
- 1.2.4.3 Physical Characteristics 1-4

DEVELOPMENT DOCUMENTATION 1-5

- CHAPTER 2 HARDWARE DESCRIPTION 2-1
- 2.1 HARDWARE DESCRIPTION 2-1
- 2.1.1 Microprocessor 2-3
- 2.1.2 UNIBUS Interface 2-4
- 2.1.3 Disk Interface 2-4
- 2.1.4 Disk Format 2-5
- 2.1.5 Header Format 2-6
- 2.1.6 Indicators 2-7
- 2.1.7 Self test 2-7

- CHAPTER 3 INSTALLATION 3-1
- 3.1 INSPECTION 3-1
- 3.2 DISK DRIVE PREPARATION 3-2
- 3.2.1 Local/Remote 3-2
- 3.2.2 Sectoring 3-2
- 3.2.3 Drive numbering 3-2
- 3.3 CONFIGURING THE BP-01 3-2
- 3.3.1 Address selection 3-2
- 3.3.2 Interrupt Vector Address 3-3
- 3.4 PHYSICAL INSTALLATION 3-3
- 3.4.1 SPC Slot Selection 3-3
- 3.4.2 NPG Signal Jumper 3-3
- 3.4.3 Mounting 3-3
- 3.5 CABLING 3-4
- 3.5.1 A Cable 3-5
- 3.5.2 B Cable 3-5

- COPYRIGHT (C) 1985 BY ISKRA DELTA COMPUTER SYSTEMS 3-5
- FOR INTERNAL USE ONLY 3-5
- 3.6.3 Hardware Formatting the Disk 3-6

TABLE OF CONTENTS

CHAPTER 1	GENERAL INFORMATION	1-1
1.1	SCOPE	1-1
1.2	OVERVIEW	1-1
1.2.1	Introduction	1-1
1.2.2	General Description	1-2
1.2.3	Standard Features	1-2
1.2.4	Specifications	1-3
1.2.4.1	Functional Characteristics	1-3
1.2.4.2	Performance Characteristics	1-4
1.2.4.3	Physical Characteristics	1-4
1.2.4.4	Power Requirements	1-5
1.2.4.5	UNIBUS Loading	1-5
CHAPTER 2	HARDWARE DESCRIPTION	2-1
2.1	HARDWARE DESCRIPTION	2-1
2.1.1	Microprocessor	2-3
2.1.2	UNIBUS Interface	2-4
2.1.3	Disk Interface	2-4
2.1.4	Disk Format	2-5
2.1.5	Header Format	2-6
2.1.6	Indicators	2-7
2.1.7	Self test	2-7
CHAPTER 3	INSTALLATION	3-1
3.1	INSPECTION	3-1
3.2	DISK DRIVE PREPARATION	3-2
3.2.1	Local/Remote	3-2
3.2.2	Sectoring	3-2
3.2.3	Drive numbering	3-2
3.3	CONFIGURING THE BP-01	3-2
3.3.1	Address selection	3-2
3.3.2	Interrupt Vector Address	3-3
3.4	PHYSICAL INSTALLATION	3-3
3.4.1	SPC Slot Selection	3-3
3.4.2	NPG Signal Jumper	3-3
3.4.3	Mounting	3-3
3.5	CABLING	3-4
3.5.1	A Cable	3-5
3.5.2	B Cable	3-5
3.5.3	Grounding	3-5
3.6	TESTING	3-5
3.6.1	Self-Test	3-5
3.6.2	Register Examination	3-6
3.6.3	Hardware Formatting the Disk	3-6

CHAPTER 4	CONTROLLER REGISTERS	4-1
4.1	DEVICE REGISTERS	4-1
4.1.1	Control and Status Register (BPCSR)	4-3
4.1.2	Word Count Register (BPWCT)	4-6
4.1.3	Bus Address Register (BPBAD)	4-6
4.1.4	Control and Status Register 1 (BPCS1)	4-6
4.1.5	Drive Status Register (BPDSR)	4-8
4.1.6	Error Register (BPER1)	4-9
4.1.7	Attention Register (BPATT)	4-11
4.1.8	Disk Address Register (BPDAD)	4-12
4.1.9	Cylinder Address Register (BPCYL)	4-13
4.1.10	ECC Position Register (BPEC1)	4-13
4.1.11	ECC Pattern Register (BPEC2)	4-14
4.1.12	Second Error Register (BPER2)	4-14
4.1.13	Transaction Count Register (BPTRC)	4-15
4.1.14	Controller Internal Status (BPCAT)	4-16
4.1.15	Controller Maintenance Control Register (BPMNC)	4-16
4.1.16	Controller Maintenance Status Register (BPMNS)	4-17
CHAPTER 5	COMMANDS	5-1
5.1	COMMANDS	5-1
5.1.1	Positioning Commands	5-3
5.1.1.1	Seek Command	5-3
5.1.1.2	Recalibrate (Home Seek)	5-3
5.1.2	Data Transfer Commands	5-3
5.1.2.1	Read Data	5-4
5.1.2.2	Read ID	5-4
5.1.2.3	Write Data	5-4
5.1.2.4	Format Header and Data	5-4
5.1.3	Special Commands	5-4
5.1.3.1	No operation	5-5
5.1.3.2	Controller Clear	5-5
5.1.3.3	Load vector	5-5
5.1.3.4	Get drive parameters	5-5
5.1.3.5	Format disk	5-5
5.1.3.6	Dump Ram	5-5
5.1.3.7	Maintenance command	5-6
5.2	SYNCHRONIZING ACCESS TO DEVICE REGISTERS	5-6
CHAPTER 6	DIAGNOSTICS	6-1
6.1	INVOKING THE BPFMT	6-1
6.2	BPFMT COMMANDS	6-1
6.2.1	Open memory location	6-3
6.2.2	Start routine - ESCAPE	6-3
6.2.3	Addressing the controller CSRs	6-4
6.2.4	Addressing the saved controller CSRs	6-4
6.2.5	Printing an expression value	6-4

6.0. UNIBUS-ORIENTED DISK CONTROLLER
GENERAL INFORMATION

6.3	DRIVE TYPES	6-5
6.4	FORMATTING A DISK	6-5
6.4.1	Preparation	6-5
6.4.2	Formatting	6-6
6.5	ERROR MESSAGES	6-6

The controller supports any drive with a SMD compatible interface. Sector size is 512 bytes. Each sector has an ID block with the address (cylinder, head, sector) of the sector, a sector flag and an ID-block ECC. The ID is written when the disk is initially formatted. In ordinary use (under an operating system, for example), the ID-block is read to verify correct positioning before reading or writing a sector.

All signals required to perform direct memory access (DMA) transactions with the host are provided by the controller. Available solderless jumpers permit the controller to be assigned an I/O address in the host system.

Standard Features

The controller includes the following standard features:

- * The controller supports four drives; they may be any combination of capacities, number of tracks, and track formats (number of sectors per track). Special SMD function block (Drive Parameters) allows the controller to find out parameters and to proceed through the system (only for formatted drives).
- * Single bus-wide LAM compatible PCB.
- * Error Correction Code (ECC) provides up to 11 bit burst error correction on each sectors' data field.
- * ECC doubleword on each sectors' header field.
- * Up to 768 bytes (3 Sectors) data buffering to eliminate "Data Late" errors.
- * Overlapped seek capability.
- * UNIBUS throttle control.

1.2.2 General Description
The BP-01 controller consists of a six-layer printed circuit board which may be installed in any hex-wide UNIBUS SPC slot.

The controller supports any drive with a SMD compatible interface. Sector size is 512 bytes. Each sector has an ID block with the address (cylinder, head, sector) of the sector, a bad-sector flag and an ID-block ECC. The ID is written when the pack is initially formatted. In ordinary use (under an operating system, for example), the ID-block is read to verify correct positioning before reading or writing a sector.

All signals required to perform direct memory access (DMA) operations with the host are provided by the controller. Preselectable solderless jumpers permit the controller to be assigned an I/O address in the host system.

1.2.3 Standard Features

The BP-01 controller includes the following standard features :

- * The controller supports four drives ; they may be any combination of capacities, number of tracks and track formats (number of sectors per track). Special GDP function (Get Drive Parameters) allows the controller to find out parameters and to proceeds them to the system.(only for formatted drives).

- * Single hex-wide DEC compatible PCB.

- * Error Correction Code (ECC) provides up to 11 bit burst error correction on each sectors' data field.

- * ECC doubleword on each sectors' header field

- * Up to 768 byte (31 Sectors) data buffering to eliminate "Data Late" errors.

- * Overlapped seek capability.

- * UNIBUS throttle control

256 words (512 bytes)

- * Capability of attachment of removable media, fixed Winchester, or combination fixed/removable media SMD compatible disk drives.
- * Automatic self-test microdiagnostics.
- * Multiple sector data transfer up to 64k words per read/write operation.

1.2.4 Specifications

Specifications of the BP-01 controller are summarized below :

1.2.4.1 Functional Characteristics

Disk Drive Interface	SMD
Drive Ports	4
Disk Interface Connection	
Control	Daisy Chain
Data	Radial
Base Register Address	
Standard	774000(8)
Alternative	774040(8)
Bus Address Range	0 - 128 K word
Vector Address	loadable (default 174(8))
Priority Levels	BR5 standard
DMA Burst Control	to 256 words UB-throttle controlled
Sector Size	256 words (512 bytes)

BP-01 INTELLIGENT DISK CONTROLLER
GENERAL INFORMATION

BP-01 INTELLIGENT DISK CONTROLLER
GENERAL INFORMATION

Sectors/Track any - no special selection required, up to 256.

1.2.4.1 Power Requirements -

Tracks/Cylinder any - no special selection required, up to 127.

5 V dc, +5% or -5% at 7.5 amps
-5% at 0.2 amp

Cylinders/Drive any - no special selection required, up to 1024.

Data Buffering up to 3 sectors

UNIBUS Loading - BP-01 controller presents one unit

Seek Operation Control Explicit, implied and overlapped seek.

Data Field Integrity ECC - 11 bit burst error detection and correction ; 32 bit ECC polynomial.

Header Field Integrity 32 bit ECC, auto position verification (Cylinder, Head, and Sector comparison)

1.2.4.2 Performance Characteristics -

Error Correction Time Less than 6 mS in local buffer

Max Data transfer Rate :

Disk 2.0 Mbytes/Sec

UNIBUS 2.4 Mbytes/Sec

1.2.4.3 Physical Characteristics -

PCB Size Single hex wide 8.5"x15.0", 6 layer PCB.

Cable Connections One 60-pin flat cable connector and four 26-pin flat cable connector mounted at the edge of PCB.

BP-01 INTELLIGENT DISK CONTROLLER
GENERAL INFORMATION

1.2.4.4 Power Requirements -

+5 V dc, +5% or -5% at 7.5 amps
-15 V dc, +5% or -5% at 0.2 amps

1.2.4.5 UNIBUS Loading - BP-01 controller presents one unit load.

71	70	69	68	67	66	65	64	63	62	CHAPTER 2				55	54	53	52
HARDWARE DESCRIPTION																	
PC	PC+1	PC+2	PC+3	PC+4	PC+5	PC+6	PC+7	PC+8	PC+9	PC+10	PC+11	PC+12	PC+13	PC+14	PC+15	PC+16	PC+17

2.1 HARDWARE DESCRIPTION

The major logic sections and buses of the BP-01 are described briefly below. Figure 2-1 presents a functional block diagram of the BP-01. On the Figure 2-2 is presented micro word definition.




PC	PC+1	PC+2	PC+3	PC+4	PC+5	PC+6	PC+7	PC+8	PC+9	PC+10	PC+11	PC+12	PC+13	PC+14	PC+15	PC+16	PC+17
PIPELINE CHECK FIELD								INSTRUCTION				LITERAL FIELD					

Fig. 2 CONTROLLER MICRO-CODE SELECTION

71 70 69	68 67 66	65 64 63	62 61 60 59	58 57 56 55	54	53	52
PROC DST	PROC FNC	PROC SRC	PROC B-FIELD	PROC A-FIELD	PR GE	FL GE	PB DE

51 50 49	48	47	46	45 44 43	42 41 40	39	38 37 36	35 34 33	32
V-BUS DST	V D	C I	D M	BUS SRC	BUS DST	U M	MUX SEL	ADC SEL	P O L

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
"DATA" PIPELINE LITERAL FIELD UBA-0-17	SEQUENCER INSTRUCTION	SEQUENCER LITERAL FIELD



2.1.1 Microprocessor

The main part of the controller is a bit slice designed Microprocessor using four AM 2901C ICs. Four static RAMs (16 4bit Words each) are used to expand the microprocessors' register space (REG SPACE) to 32 16-bit working registers. Additional RAMs are referred to as P-registers, and they enable significant improvements in performance to be achieved.

P-registers are addressed from the micro-word through the "B" address field. Read/Write operations on P-registers are controlled by particular bit combinations in micro-word.

The Microprocessor gets data to D-inputs from the Pipeline register, P-register or from the D-bus, which is the controller PCB major data path (see Fig. 2-1). Microprocessors' data outputs are the only data sources for Y-bus. Y-bus destinations are P-registers and various address pointers. Data can be transferred from Y-bus to the D-bus.

The sequencer for the Microprocessor consists of three AM 2911 ICs. The 2911 Sequencer provides the capability for addressing the control store from its program counter, "SI-bits" literal field, internal P-register or internal four-level Stack-file. The Sequencer performs jumps, conditional jumps, subroutine jumps and subroutine returns. Up to 32 individual jump conditions can be tested. As a special feature the Sequencer tests the Microprocessors' ALU status flags (CARRY, MINUS, ZERO) either from the previous or current micro-instruction. When status flags of the current microinstruction are tested, the next address generation is based on the results of the arithmetic operation and microprogram memory is accessed accordingly. The extended microcycle approach enables the standard microinstruction period to be shorter by 50%. Furthermore, microprogram space is saved by eliminating the need for additional memory access instructions. The microprogram space made available in this manner is used to implement functions that are not usually found in such controllers.

Microprogram execution could be interrupted if disk or Unibus microinterrupts occurred. A Unibus interrupt can be masked for a period of time when the Microprocessor is performing a time-critical function, while the disk interrupt cannot be masked. Disk interrupts occur during disk read or write operations whenever the R/W shift register is full or empty. The

Interrupt Control Logic provides an interrupt vector determined by the operation requested from the Unit or disk drive. During the interrupt execution the 2911 outputs are disabled (CARRY IN in the Sequencer is held "0"), the A16 status flags are saved and the next address generation commences the "normal" microprogram-flow. There is only one "non-maskable" interrupt input, handling the Power-up init, Unibus init and the WDT (Watch Dog Timer). If such an interrupt occurs, the microprogram sequencer starts an execution of the microprogram from the address zero.

2.1.2 UNIBUS Interface

The UNIBUS interface is controlled by the Microprocessor. The firmware transmits and receives data and addresses via Am2908 bus transceivers-registers. The UNIBUS arbitration and handshake logic is realized with the two 16L8 PALs. The UNIBUS CSR-s contained in 1Kx16 buffer RAM are directly accessible through the UB-Microinterrupt-sequence.

2.1.3 Disk Interface

The Microprocessor loads information which is to be transferred to SMD A-cable, into two 74LS273 8-bit registers. All SMD bus DRIVERS and RECEIVERS are MC3453 and MC3450 respectively. Microprocessor controls selection of the logical disk drive, interrupt status from the drive, cylinder/ head selection, and selects one of four "B" cable ports for data transfer.

The serializer/deserializer (S/D) consists of two 74F299 eight bit shift registers to convert data from parallel to serial during Writes and from serial to parallel during Reads. Parallel data is transferred 16 bits at a time from the BUFFER comprised of two MK4801 RAMs through the two Am2950 multifunctional registers to S/D during Write operations on the D-BUS. During Read operations, data is transferred from the S/D shift registers 16 bits at a time through 2950s into BUFFER.

READ/WRITE logic, consisting of 16R8 PAL, 74F161 WORD-counters, and a 74F521 SYNC byte comparator, once enabled, performs a R/W functions described above automatically, transparent to the microprogram-flow, using a DISK-Microinterrupt sequence. All needed is, to prepare one of the three possible SECTOR-buffers in BUFFER RAM, and start the function. A 74F521 SYNC byte comparator is used to compare the SYNC byte read from

the disk against a pre-defined, hardwired constant (HEX 0019). This comparison is enabled when searching for SYNC during Reads or non-format Writes. Before start of the Write operations, a SYNC byte must be loaded into 2950 register.

Each logical sectors header and data field has four bytes of ECC code appended. The ECC polynomial is implemented using three 74F299, one 74S273, and five 74F86 EX-OR gates forming the feedback terms. The ECC polynomial divides the data field as it is written, and the 32 bit ECC is then appended to the data field. When the ECC is being written, it is shifted out without any feedback and acts as 32 bit shift register.

When a sectors header or data field is read, the ECC hardware again divides it by the fixed polynomial. The ECC registers are tested at the end of the ECC field, and if found to be non-zero, the data is in error. The ECC correction routine is entered to determine the bit(s) in error and location within the sector. The data is corrected depending of program control.

2.1.4 Disk Format

Sector consist of Header, Header ECC, Data and Data ECC and Gap Fields.

S	S	HEADER	HEADER	H	S		DATA	
EG	Y	DATA	ECC	EG	Y	SECTOR DATA	ECC	DATA
CA	N			AA	N			GAP
TP	C			DP	C			
R								

HEAD ADDRESS

SECTOR ADDRESS

BP-6) INTELLIGENT DISK CONTROLLER
 HARDWARE DESCRIPTION



AREA	BYTES	
SECTOR PULSE WIDTH	3(*)	
SECTOR GAP	18	Cylinder address and flags
SYNC	1	
HEADER BAD	4	If set, indicating bad sector
HEADER ECC	4	
HEADER GAP	18	for all sectors on all tracks of the
SYNC	1	last cylinder
DATA	512	
DATA ECC	4	for all sectors on the last track of
DATA GAP	10	by cylinder

TOTAL	582 + SECTOR PULSE	per track

(*) DRIVE DEPENDANT

2.1.5 Header Format

The ID portion of sector contains four words; two words for header data and 32-bits for ECC pattern.



1. Processor test
2. Ram test
3. ECC test
4. Internal register test

2.1.5 Device test

First word: Cylinder address and flags

- BAD -- If set indicating the bad sector
- CYL -- Is set for all sectors on all tracks of the last cylinder
- HEAD -- Is set for all sectors on the last track of any cylinder
- SEC -- Is set for the last sector of any track

Second word: Head and sector address

2.1.6 Indicators

Controller has three LEDs as indicators:

1. Ready LED (controller IDLE)
2. Seek in progress LED
3. Bus transfer activity

After successful initialization procedure the READY LED is the only LED turned on.

2.1.7 Self test

Upon power-up the controller performs initialization test. Test is divided into six steps as follows:

1. Sequencer test
2. Processor test
3. Ram test
4. ECC test
5. Internal register test

BE-01 INTELLIGENT DISK CONTROLLER
HARDWARE DESCRIPTION

6. Device test

If any of these tests fails, controller reports the error in the maintenance status register. The LEDs indicate which test failed as follows:

BUS LED	SEEK LED	READY LED	ERROR
ON	OFF	OFF	Sequencer test failed
OFF	ON	OFF	Processor test failed
ON	ON	OFF	RAM test failed
ON	OFF	ON	ECC test failed
OFF	ON	ON	P-REG test failed
(*) ON	ON	ON	Device Test failed

(*) NOTE: Device test is enabled with the jumper BR1 installed, otherwise the device test is not executed upon power-on.

BP-01 INTELLIGENT DISK CONTROLLER INSTALLATION

3.2 DISK DRIVE PREPARATION

The disk drive must be configured for the proper number of sectors and must have the address selection switches properly configured.

3.2.1 Local Access

CHAPTER 3

INSTALLATION

For the drive to be powered, the BP-01 Controller must be set to LOCAL (REMOTE).

This section describes the step-by-step procedure for installation of the BP-01 Disk Controller. The following is a list of installation steps:

1. Inspect the BP-01
2. Prepare the disc drives
3. Configure the BP-01
4. Install the BP-01
5. Route the drive I/O cables
6. Test the controller

3.1 INSPECTION

Make a visual inspection of the board after unpacking. Check specifically for bent or broken connector pins, damaged components or any other evidence of physical damage.

3.2 DISK DRIVE PREPARATIONS

The disk drive must be configured for the proper number of sectors and must have the address selection switches properly configured.

3.2.1 Local/Remote Address

The LOCAL/REMOTE switch controls whether the drive can be powered up from the drive (LOCAL) or the controller (REMOTE). The inter-
face address is not loaded the controller
address 174-5.

3.2.2 Sectoring

The disk drive can be configured for any number of sectors per track, depending on the track length.

3.2.3 Drive numbering

An address from 0 to 3 must be selected for each connected drive. Check the technical manual of the drive for the address selection.

3.3 CONFIGURING THE BP-01

Only one configuration setup must be made on the controller before inserting into chassis. This is made by SW1. Figure 3-1 shows an assembly diagram of the BP-01 Controller Board.

3.3.1 Address selection

The Controller have a block of several command and status registers through which the system can command the controller. The block contains 16 registers.

The BP-01 provides one standard and one optional address selectable by switch SW1 as follows:

SW1	Address	
OFF	774000	Standard
ON	774040	Optional

3.3.2 Interrupt Vector Address

The Interrupt Vector Address does not need to be configured. The controller firmware provides the function for loading the Interrupt Vector Address. If the Address is not loaded the controller uses the default Interrupt Vector Address 174(8).

3.4 PHYSICAL INSTALLATION

3.4.1 SPC Slot Selection

The controller may be placed in any SPC slot along the UNIBUS, non regarding the NPR priority. The controller contains adequate buffering to prevent data lates and will automatically release the bus if any other device is waiting for the Unibus.

3.4.2 NPG Signal Jumper

The NPG signal jumper between pins CA1 and CB1 on the backplane must be removed so that the NPG signal passes through the controller

3.4.3 Mounting

The controller board should be plugged into the backplane with components oriented in the same direction as the CPU and other modules. Insert and remove the board with the computer power OFF to avoid damage to the components.

24	SEL1	53
25	SEL2	54
26	SEL3	55
27	VPRT	56
28	PICV-HOLD	59
29	BUS 10	60

BP-01 INTELLIGENT DISK CONTROLLER
 INSTALLATION

3.5 CABLEING

The A and B cable signals are shown in Figure 3-2. The A and B cables are connected to the A and B ports of the controller and wires to the target drive. If more than one drive is used, it is then daisy-chained to the other drives. The last drive on the chain must have a terminator installed.

Fig 3-2 END A,B CABLE SIGNALS

A - CABLE				B - CABLE	
1	-	TAG1	+ 31	1	GND
2	-	TAG2	+ 32	2	- SCLK
3	-	TAG3	+ 33	3	- RDATA
4	-	BUS 0	+ 34	4	GND
5	-	BUS 1	+ 35	5	- RDCLK
6	-	BUS 2	+ 36	6	- WCLK
7	-	BUS 3	+ 37	7	GND
8	-	BUS 4	+ 38	8	- WDAT
9	-	BUS 5	+ 39	9	+ SELO
10	-	BUS 6	+ 40	10	- SKEND
11	-	BUS 7	+ 41	11	GND
12	-	BUS 8	+ 42	12	
13	-	BUS 9	+ 43	13	
14	-	OPN CBL	+ 44	14	+ SCLK
15	-	FLT	+ 45	15	GND
16	-	SKERR	+ 46	16	+ RDATA
17	-	DNVCL	+ 47	17	+ RDCLK
18	-	IDX	+ 48	18	GND
19	-	RDY	+ 49	19	+ WCLK
20	-		50	20	+ WDAT
21	-	BSY	+ 51	21	GND
22	-	USEL TAG	+ 52	22	- SELO
23	-	SELO	+ 53	23	+ SKEND
24	-	SEL1	+ 54	24	
25	-	SCT	+ 55	25	GND
26	-	SEL2	+ 56	26	
27	-	SEL3	+ 57		
28	-	WPRT	+ 58		
29	-	PICK-HOLD	+ 59		
30	-	BUS 10	+ 60		

BP-01 INTELLIGENT DISK CONTROLLER
INSTALLATION

3.5.1 A Cable

The 60-wire A cable should be plugged into the connector on the A port of the controller and wired to the first drive. If more than one drive is used, it is then daisy-chained to the other drives. The last drive on the A cable must have a terminator installed.

3.5.2 B Cable

Each drive must have 26-wire B cable wired from the drive to one of the B ports of the controller. It makes no difference which B port connection is used by the drive. No external terminators are used with the B cable.

3.5.3 Grounding

For proper operation of the disk subsystem, it is very important that the disk drives have a good ground connection to the logic ground of the host computer.

3.6 TESTING

3.6.1 Self-Test

The Controller will automatically execute a built-in power-up self-test. The self-test is executing on every BUS INIT. If the self-test has been executed successfully, the READY LED will be ON. All three LEDs will be ON or flashed when the controller cannot properly address at least one drive. This will occur if the A and/or B cables are not properly plugged in or two drives have an identical code plug.

The following table contains possible states of LED and explanation:

1. Deposit the maximum cylinder number minus one (cyl - 1) into the BPCYL at 774020 (774060 if alternate address is selected).

BP-01 INTELLIGENT DISK CONTROLLER INSTALLATION

BP-01 INTELLIGENT DISK CONTROLLER
INSTALLATION

5. Deposit the **Head and Sector** address windows (774036) if alternate address.
- All three LEDs permanent ON Controller can-not address at least one drive on A cable. The A cable is probably not plugged in or it can be reverse plugged in.
6. Deposit the **z** address window (774042) if alternate address.
- All three LEDs Flashing with high frequency The Controller detects a reverse connection of B cable(s).
- All three LEDs Flashing with low frequency The Controller detects none of the B cables connected to the B ports of the controller, or none of the drives are powered-on.

3.6.2 Register Examination

After powering-up the CPU and READY LED is ON, a check should be made to ensure that the console registers can be read from the computer console. The BPCSR will contain 000040 and all other registers contain 000000.

3.6.3 Hardware Formatting the Disk

The Controller has the capability to format the disk. This format does not verify the data or headers and does not write Bad Sector File. The following instructions are valid to format the drive.

1. Halt the CPU and press INIT
2. Install a scratch pack on the drive 0 and make ready.
3. Deposit the drive number (if other than 0) in BPCSI at 774006 (774046 if alternate address is selected).
4. Deposit the maximum Cylinder number minus one (cyl - 1) into the BPCYL at 774020 (774060 if alternate address is selected).

BP-01 INTELLIGENT DISK CONTROLLER
INSTALLATION

5. Deposit the maximum Head and Sector address minus one (head-1, sector-1) into the BPDAD at 774016 (774036 if alternate address is selected).
6. Deposit a 177400 in BPOCT at 774002 (774042 if alternate address is selected).
7. Deposit a 000021 in BPCSR (Format Disk command) at 774000 (774040 if alternate address is selected).
8. Examine BPDSR at 774010 (774050 if alternate address is selected) to see if the drive is in error. The READY LED should flash. BPCYL and BPCSR should be examined to determine the Cylinder currently under format and Controller status.

At the end of the formatting the READY LED should stop flashing indicating the Controller is in idle state. Examine the contents of BPCSR register to see, if the function has been completed (ERR bit 0).

9. Issue the GDP command (place 000023 into BPCSR) and check the contents of BPCYL and BPDAD registers.

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

Controller register summary

NAME	ADDRESS	DESCRIPTION
		CHAPTER 4 STATUS
		CONTROLLER REGISTERS
		BUS ADDRESS
		CONTROL AND STATUS
		DRIVE STATUS
4.1 DEVICE REGISTERS		
<p>There are 16 device registers in the BP-01 controller. They are used to interface the controller to the drives and the computer. The registers are loaded and/or read under program control in order to initiate selected disk commands and monitor status and error conditions. Registers can be written in only by word operations.</p> <p>The BPATT register is provided to monitor the status of all four drives at one time.</p> <p>The following table is a summary of the registers used by the program. The registers are contained in the RAM buffer.</p>		
		INSTRUCTION COUNT
		CONTROLLER ATTENTION
BPNC	XXXX34	MAINTENANCE CONTROL
BPTS	XXXX36	MAINTENANCE STATUS

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

Controller register summary

4.1.1 Control and Status Register (BPCSR)

NAME	ADDRESS	DESCRIPTION
BPCSR	XXXX00	CONTROL AND STATUS
BPWCT	XXXX02	WORD COUNT
BPBAD	XXXX04	UNIBUS ADDRESS 0-15
BPCS1	XXXX06	CONTROL AND STATUS 1
BPDSR	XXXX10	DRIVE STATUS
BPER1	XXXX12	ERROR REGISTER 1
BPATA	XXXX14	ATTENTION REGISTER
BPDAD	XXXX16	HEAD - SECTOR
BPCYL	XXXX20	CYLINDER
BPEC1	XXXX22	ECC POSITION
BPEC2	XXXX24	ECC PATTERN
BPER2	XXXX26	ERROR REGISTER 2
BPTRC	XXXX30	TRANSACTION COUNT
BPCAT	XXXX32	CONTROLLER ATTENTION
BPMNC	XXXX34	MAINTENANCE CONTROL
BPMNS	XXXX36	MAINTENANCE STATUS

Function codes are :

4.1.1 Control and Status Register (BPCSR)

Unibus address : xxxx00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	O	O	S	S			E	B	E	R					G
R	F	F	T	T			X	S	I	D		FUNCTION			O
R	M	P	M	P			B	Y		Y					
							A								

Bit 0 : GO

This bit is set by the program to start the controller operation. It is reset when the controller is ready to accept a new command.

Bits 1 - 4 : FUNCTION

The program sets function code to be performed in this field.

(*) codes for bits 1-4 are set to 0.

Bit 5 : Ready (RDF)

Controller ready bit - this is the only bit set after the controller initiation. When set it indicates that the controller is ready for a new command.

Bit 6 : Enable interrupts (EI)

This bit is set or cleared by the program. By setting this bit, program enables the controller to trigger an interrupt when operation is completed.

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

Function codes are :

Binary	Octal(*)	Hexadecimal(*)	Function description
0000g	00	00	Nop
0001g	02	02	Seek
0010g	04	04	Recalibrate (Home seek)
0011g	06	06	Controller init
0100g	10	08	Read
0101g	12	0A	Write
0110g	14	0C	Read header
0111g	16	0E	Format track
1000g	20	10	Format disk
1001g	22	12	Get drive parameters
1010g	24	14	Load vector
1011g	26	16	Dump controller memory
1100g	30	18	Diagnostic functions

(*) codes include GO bit set to 0.

Bit 5 : Ready (RDY)

Controller ready bit - this is the only bit set after the controller initiation. When set it indicates that the controller is ready for a new command.

Bit 6 : Enable interrupts (EI)

This bit is set or cleared by the program. By setting this bit, program enables the controller to trigger an interrupt when operation is completed.

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

Bit 7 : Busy (BSY)

This bit is used, together with Lock bit, to synchronize access to device registers between the program and the controller. This bit is set by controller after it fills all registers with data and triggers an interrupt. Program sets this bit before it moves data into device register. When this bit is set, controller will not change contents of the device registers.

Bits 8 and 9 : Extended bus address (EXBA)

The program sets these bits to address bits 16 and 17 of the Unibus address (data buffer address).

Bit 11 : Strobe plus (STP)

Bit 12 : Strobe Minus (STM)

These two bits are used by the program when the read operation is retried. Only one of these two bits may be set at one time. Bit is cleared by the controller after the operation is completed.

Bit 13 : Offset Plus (OFP)

This bit is set by the program and tells the controller to offset the heads from the center line. Bit is cleared by the controller after the operation is completed.

Bit 14 : Offset Minus (OFM)

This bit is set by the program and tells the controller to offset the heads from the center line. Bit is cleared by the controller after the operation is completed. These two bits are used by the program when the read operation is retried. Only one of these two bits may be set at one time.

Bit 15 : Error (ERR)

This bit is set by the controller when any type of error occurred during the operation.

Bits 0 and 1 : Unit number

These two bits are set by the program to select a desired disk unit (0 - 3).

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

4.1.2 Word Count Register (BPWCT)

Unibus address : xxxx02

This register is used with data transfer operations and is set by the program to determine a length of data transfer. For read and write operations program sets this register to negative number of words of the data to be transferred. For format disk operation program sets this register to negative number of sectors per track, multiplied by 2.

4.1.3 Buss Address Register (BPBAD)

Unibus address : xxxx04

This register is used with data transfer operations and is set by the program to set the starting address of the data buffer in the memory. It is loaded to specify the 16 low order bits at the starting memory address. The register is updated at the completion of the function.

4.1.4 Control and Status Register 1 (BPCS1)

Unibus address : xxxx06

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

R		M	N	N	P	M		L		I	E	D	H	UNIT
E		P	X	X	E	X		O		S	C	F	C	
J		R	D	M	R	F		C		M	D	I	I	#

Bits 0 and 1 : Unit number

These two bits are set by the program to select a desired disk unit (0 - 3).

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

Bit 2 : Header compare inhibit (HCI)
When set, the header comparison is inhibit. The contents of the header of the target sector are not validated. If set, the desired sector is always searched from the Index Mark.

Bit 3 : Format data disable (FDI)
When set, indicates that the contents of the formatted sector is left unchanged. Only the header is overwritten.

Bit 4 : ECC disable (ECD)
When set, disables the correction of the corrupted data in the data buffer. The controller actually performs ECC correction routine but it does not perform data correction.

Bit 5 : Interleaved sector map (ISM)

Bit 6 : Reserved

Bit 7 : Lock (LCK)
This bit, together with Busy bit, is used to synchronize access to device registers. This bit is set by controller before it modifies contents of registers, and is cleared by controller, when values of registers are set. This happens before an interrupt is triggered by the controller.

Bit 8 : Unused

Bit 9 : Missed transfer (MXF)
Data miss from disk to controller. Set if no SYNC character is found during a READ or WRITE operation.

Bit 10 : Program error (PER)
This bit is set by controller if the program attempted an illegal operation, or started a legal operation in an illegal way, or the program has set an illegal combination of bits (like setting bits for plus and minus offset simultaneously).

Bit 11 : Nonexistent memory (NXM)
This bit is set by controller indicating the memory transfer missed. The bus address register will contain the address +2 of the memory location that does not exist. set, indicates that the controller is already performing an operation on the selected drive.

Bit 12 : nonexistent drive (NXD)
Set by controller if an operation is attempted to nonexistent drive.

Bit 13 : Unibus parity error (UPE)
Set by controller when a memory parity error occurs.

Bit 14 : Unused

Bit 15 : Operation Rejected (REJ)
Set by the controller, indicating an operation request to a drive, while the controller is already performing another operation on the same drive.

4.1.5 Drive Status Register (BPDSR)

Unibus address : xxxx10

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	P	M	W				D	D	O						
R	I	O	L				B	R	F						
R	P	N	K				S	D	A						
							Y	Y							

Bits 0 through 5 : Unused

Bit 6 : Offset mode active (OFA)
Set by the controller, indicating that offset mode operation is active.

Bit 7 : Drive ready (DRDY)
Indicates the drive is ready and on line. This bit is set by the controller after the "Get drive parameters" function has been issued for a ready disk drive.

Bit 8 : Drive busy (DBSY)
When set, indicates that the controller is already performing an operation on the selected drive.

Bits 9 through 11 : Unused

Bit 12 : Disk write locked (WELK)
 This bit is set by the controller, when the drive is write locked and a write or format operation is attempted.

Bit 13 : Media online (MON)
 Set by the controller, indicating the drive is physically connected to the controller.

Bit 14 : positioning in progress (PIP)
 Set by the controller, when performing the positioning operation on the selected drive.

Bit 15 : Error (ERR)
 Set by the controller. This bit is set when an error occurs on selected drive.

4.1.6 Error Register (BPER1)

Unibus address : xxxx12

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	S	B	S	D	D	O	W	I	O	H	H	E	R	W	I
R	L	D	I	T	V	P	L	V	V	E	C	C	C	C	L
2	E	S	C	C	C	I	E	A	F	C	E	H	F	F	F

Bit 10 : Device check (DVC)
 Set by the controller indicating an hardware error on selected drive.

Bit 0 : Illegal function (ILF)
 Set by the controller. The function code is not legal.

Bit 1 : Write clock failed (WCF)
 Set by the controller. The controller is unable to write the current sector.

Bit 2 : Read clock failed (RCF)
 Set by the controller. The controller is unable to read

BP 01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

data from the disk drive.

Bit 3 : ECC hard error (ECH)
Set by the controller when an unrecoverable ECC error was detected.

Bit 4 : Header compare error (HCE)
Set by the controller. The sector address is not as expected.

Bit 5 : Header ECC error (HEC)
Set by the controller when an ECC error occurs during read sector header. It causes a current function to terminate without transferring any data from/to the disk.

Bit 6 : Disk address overflow (OVF)
Set by the controller when the seek operation is initiated with cylinder address greater than the real number of cylinders on the selected drive.

Bit 7 : Invalid address (IVA)
Set by the controller, if the cylinder address is over 1024(10).

Bit 8 : Write lock error (WLE)
Set by the controller indicating the Write protect switch is on on the selected drive during the WRITE or FORMAT operation.

Bit 9 : Operation incomplete (OPI)
Set by the controller indicating that the current operation was not successfully completed due to error conditions.

Bit 10 : Device check (DVC)
Set by the controller indicating an hardware error on selected drive.

Bit 11 : Data check (ETC)
Set by the controller indicating a data error during a READ operation.

Bit 12 : Seek incomplete (SIC)
Set by the controller, indicating a seek failure. Recalibrate function should be issued to the drive.

Bit 13 : Bad sector (BDS)
Set by the controller, indicating that the current sector has a bad flag.

Bit 14 : Select error (SLE)
Set by the controller, indicating that an operation was initiated to the nonexistent drive.

Bit 15 : Error in error 2 register (ER2)
Set by the controller, indicating that a fatal error is in the second error register.

4.1.7 Attention Register (BPATT)

Unibus address : xxxxl4

Contains the attention summary status for all drives. A status for each drive is set after a request to that drive has been issued or diagnostic test has been performed.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DRIVE 3 SUMMARY				DRIVE 2 SUMMARY				DRIVE 1 SUMMARY				DRIVE 0 SUMMARY			

There are four status bits provided for each drive.

Bit 1: Drive ready (ATSRDY)
Set, if a drive is ready and online.

Bit 2: Drive on cylinder (ATSCYL)
Set, if a drive is on cylinder.


Bit 3: Drive in error (ATSERR)
Set, if any error occurred on a drive.

Bit 4: Drive write protected (ATSWLK)
Set, if a drive has write lock switch on.

4.1.8 Disk Address Register (DADR)

Unibus address : xxxxx16

Unibus address : xxxxx16



Bits 0 through 10 : Cylinder number.

Bits 0 through 7 : Sector number.

The sector number is incremented after each successfully completed function. The sector number can be up to 377(8).

Bits 8 through 14 : Track number. The track number (head) is incremented after each successfully completed function. The head number can be up to 177(8).

Bit 15 : Reserved.

With data transfer and positioning operations this register is set by the program to the desired sector and track number.

With Format Disk operation this register is set by the program to maximum sector and track number (sectors/track - 1 and tracks/cylinder - 1).

With Get Drive Parameters operation this register is set by the controller to maximum sector and track number available (sectors/track - 1 and tracks/cylinder - 1).

Note that the controller corrects the data buffer before it transfer block to the memory if the ECC correction enable bit is set. If the error is unrecoverable this register contains the value 10040(8).


4.1.9 Cylinder Address Register (BPCV1)

4.1.11 ECC Pattern Register (BPCP1)

Unibus address : xxxx20

Unibus address : xxxx24

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



Bits 0 through 10 : Cylinder number.

Bits 11 through 15 : Unused.

With data transfer and positioning operations this register is set by the program to the desired cylinder number.

With Format Disk operation this register is set by the program to maximum cylinder number (cylinders/disk - 1).

With Get Drive Parameters operation this register is set by the controller to maximum cylinder number available (cylinders/disk - 1).

4.1.10 ECC Position Register (BPEC1)

Bit 0 : Data Late (DLT)

Unibus address : xxxx22

When the controller performs the ECC correction routine this register contains the bit position of the burst containing an error.

Note that the controller corrects the data buffer before it transfer block to the memory if the ECC correction enable bit is set. If the error is unrecoverable this register contains the value 10040(8).

Bits 2 to 7 : Spare

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

4.1.11 ECC Pattern Register (BPEC2)

Unibus address : xxxx24

This register contains the 11 bit correction pattern. Each logical 1 in this pattern indicates which bit is in error. The error pattern may straddle two 16-bit words. The bit displacement to the rightmost bit of the pattern is determined by the bit count in BPEC1. The Actual correction is done by the exclusive-OR of the error pattern and the data in disk buffer if the error correction is enabled by setting the ECI bit in the BPCS1. If the ECI is set the corrupted sector is transferred to the memory without correction applied.

4.1.12 Second Error Register (BPER2)

Unibus address : xxxx26

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	I	N		T	C	V							E	D
	A	W	F		I	I	E							C	L
	D	C	T		M	E	C							S	T

4.1.13 Transaction Count Register (BTRC)

Bit 0 : Data late (DLT)

Set by the controller when the controller is unable to complete loading data buffer during WRITE operation or transferring data buffer during READ operation while the drive requests a transfer. This is an informational error.

Bit 1 : ECC soft error (ECS)

Set by the controller. The controller sets this bit when a recoverable data ECC error has been found and ECC correction is enabled.

Bits 2 to 7 : Spare

HP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

HP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

Bit 8 : Illegal vector loaded (VEC)

4.1.14 Set by the controller when an illegal vector value is loaded into the bus address register during the LOAD vector function. A legal vector value is in a range 0 to 774(8).

Unibus address : xxxx32

Bit 9 : controller internal error (CIE)

This register is set by the controller when a fatal internal error is detected.

Bit 10 : Timeout (TIM)

4.1.15 Set by the controller, indicating an internal Timeout is occurred.

Unibus Bit 11 : Spare

Bit 12 : Not formatted drive (NFT)

15 14 Set by the controller during the GET Drive Parameters function, if the controller failed to find any formatted header.

Bit 13 : Illegal word count (IWC)

Set by the controller when an illegal word count is loaded for any operation.

Bit 14 : Illegal disk address (IAD)

Set by the controller when a illegal disk address (cylinder, head or sector) is loaded for any operation.

Bit 15 : Spare

4.1.13 Transaction Count Register (BPTRC) test

010 Processor test

Unibus address : xxxx30

011 RAM test

This register contains a transaction counter incremented at a completion of any function.

101 Device test

110 ECC test

111 Internal Registers test

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

BP-01 INTELLIGENT DISK CONTROLLER
CONTROLLER REGISTERS

4.1.14 Controller Internal Status (BPCAT)

Bit 15 : Diagnostic function done (DFD)
Set by the controller, indicating the diagnostic function done. Must be cleared by the program.

Unibus address : xxxx32

This register is read only and contains an information on maintenance purposes.

4.1.15 Controller Maintenance Status Register (BPMNS)

4.1.15 Controller Maintenance Control Register (BPMNC)

Unibus address :

Unibus address : xxxx34



Bits 0 - 2 : maintenance function

Code function


- 001 Sequencer test
- 010 Processor test
- 011 RAM test
- 100 Sequencer test failed
- 101 Processor test failed
- 110 Device test
- 111 Registers test failed
- ECC test
- ECC test failed
- Internal Registers test
- Timer test failed
- Timer test

Bits 3 - 14 : Spare error alarm code

Bit 15 : Diagnostic function done (DDN)
Set by the controller, indicating the diagnostic function is completed. Must be cleared by the program.

4.1.16 Controller Maintenance Status Register (BPMNS)

Unibus address : xxxx36



Bits 0 - 4 : Error code

Code	Explanation
20	Queue operation failed
21	RAM test failed
22	Sequencer test failed
23	Processor test failed
24	Registers test failed
25	ECC test failed
26	Timer test failed

BP-01 INTELLIGENT BLEN CONTROLLER
CONTROLLER REGISTER

Bits 5 - 7 : Processor error minor code

Code	Explanation
1	Rotate 1 operation failed
2	Rotate 2 operation failed
4	Shift operation failed

Bits 8 - 11 : Processor error major code

Code	Explanation
1	Clear and test zero failed
2	Move and subtract failed
3	Test and test minus failed
4	AND / OR operations failed
5	Increment failed
6	Decrement failed
7	Shift failed
10	Add and XOR failed

Bits 12 - 15 : Reserved

The controller has only one set of registers; the program (when issuing a command) and the controller (when completing a command) are accessing the same set of registers asynchronously. In order to avoid conflicts, both the program and the controller must follow a synchronization procedure to gain exclusive access to the controller registers. Two bits (BSY bit in BPCSR register and LOCK bit in BPCS1 register) are provided for synchronization procedure. The details of synchronization procedure is explained in section 4.2 below.

To initiate an operation the program should

status, access to the controller registers by periodic
the synchronization procedure. When access is ob-
tained, GO bit in BPCSR register is set and LOCK bit in
BPCSI register is cleared.

set data, such as unit number, disk address, security
address and word count, into controller registers (but
not the BPCSR register).

CHAPTER 5

set up new contents of the BPCSR register:

COMMANDS

function code

security address extension bit

IE bit with the

5.1 COMMANDS

GO bit set

To initiate an operation program sets proper data, function
code and unit number into controller registers; when the program
sets go bit in the BPCSR register, the controller reads the
registers, clears go bit and initiates the operation. At this
point, until the SEEK operation is completed, the controller can
accept command for another drive (unit number). The controller
is capable of performing one operation on each connected drive
simultaneously. However, the controller will reject a command
for a busy drive. Bit is set and the LOCK bit is cleared by the

When an operation is completed, the controller completes the
command by setting final status values into controller registers
and triggering an interrupt, if IE bit is set in BPCSR register.
The controller completes the commands in the same order as the
corresponding positioning operations are completed.

The controller has only one set of registers; the program
(when issuing a command) and the controller (when completing a
command) are accessing the same set of registers asynchronously.
In order to avoid conflicts, both the program and the controller
must follow a synchronization procedure to gain exclusive access
to the controller registers. Two bits (BSY bit in BPCSR register
and LOCK bit in BPCSI register) are provided for synchronization
procedure. The details of synchronization procedure is explained
in section 4.2 below.

To initiate an operation the program should

BP-01 INTELLIGENT DISK CONTROLLER
COMMANDS

BP-01 INTELLIGENT DISK CONTROLLER
COMMANDS

5.1.1.1 - obtain access to the controller registers by performing the synchronization procedure. (When access is obtained, BSY bit in BPCSR register is set and LOCK bit in BPCSI register is clear)

5.1.1.2 - set data, such as unit number, disk address, memory address and word count, into controller registers (but not the BPCSR register).

5.1.1.3 - set up new contents of the BPCSR register:

- function code
- memory address extension bits
- IE bit with the

- GO bit set
- BSY bit clear

- move the new contents into the BPCSR register.

When an operation is completed (the controller triggers an interrupt), the BSY bit is set and the LOCK bit is cleared by the controller, so there is no need to perform the synchronization procedure. The program reads the final status from the controller registers and clears the BSY bit in the BPCSR register (to release access to the registers).

The commands are divided into three categories: data transfer commands, positioning commands and special commands.

The disc and Unibus address will be automatically incremented after each transferred sector from or to disk. Therefore at the end of function the disc address will contain the address of the next sector. When the cylinder address changes during the transfer, the controller will automatically perform the implied seek.

5.1.2.1 Read Data - This command reads the 256-word data from the selected sector and transfers data to the memory.

5.1.1 Positioning Commands (disk to controller) is complete, the ECC is checked to ensure the integrity of data. If a data error positioning commands are used to position the heads over the disk pack. Such an action can take milliseconds to complete. The positioning commands are described below:

5.1.1.1 Seek Command - This command causes the heads to be moved to the cylinder address specified by the value in the BPCYL register. If the drive is unable to complete a move within 500 milliseconds or if it has moved the carriage to position outside the recording field, the drive asserts the seek error signal and the controller sets the appropriate status in registers. The controller will not issue any command to clear the seek fault.

5.1.1.2 Recalibrate (Home Seek) - This command will cause the drive positioner to position the heads over cylinder 0. This command clears drive fault and seek error. This operation is longer than seek to cylinder zero.

5.1.2 Data Transfer Commands

All data transfer commands have seek and sector search functions implied. For all commands except the Format write a match of the sector header must be made before the data transfer is started. If the HCI bit is set, the header will not be compared to the expected value, the transfer will be started based on the pre-recorded sector pulses and no header errors will be reported in case of error. Operation with HCI bit is not recommended because the controller must search for desired sector from the index pulse.

The disc and Unibus address will be automatically incremented after each transferred sector from or to disk. Therefore at the end of function the disc address will contain the address of the next sector. When the cylinder address changes during the transfer, the controller will automatically perform the implied seek.

BP-01 INTELLIGENT DISK CONTROLLER
COMMANDS

BP-01 INTELLIGENT DISK CONTROLLER
COMMANDS

5.1.2.1 Read Data - This command reads the 256-word data field from the selected sector and transfers data to the memory. When the sector data transfer (disk to controller) is complete, the ECC is checked to ensure the integrity of data. If a data error occurred, the ECC correction routine is executed to determine whether the error is correctable. If the ECD bit in the BPCS1 is set, the controller will not correct data in the buffer before transferring them to the memory.

5.1.2.2 Read ID - This command transfers the 2-word sector header field for requested number of sectors (up to 127).

5.1.2.3 Write Data - This command writes the 256-word data field of the selected sector. A two word ECC is appended to each sector. If the word count is less than 256 the remaining data are unpredictable (not zero filled). After the sector transfer the disk address is automatically incremented.

5.1.2.4 Format Header and Data - This command writes the 2-word header field obtained from the memory and 256-word data generated in the controller. The data are generated with two fixed word pattern. First word is B6DB(16) second EB6D. A number of the sector to format is computed from BPWCT register using formula
$$\text{sector counter} = \text{BPWCT}/2.$$

5.1.3 Special Commands

Special commands are used to initialize the controller, or get the drive characteristics and format disk drive. maintenance commands are special commands.

5.1.3.1 No operation - This command selects drive, reports the drive status into the BPDSR register and clears Unibus address and extension bits.

5.1.3.2 Controller Clear - This command cause the controller to initialize itself and clear all registers, flush the internal queue and set ready bit in BPCSR. This command does not generate interrupt.

5.1.3.3 Load vector - This command is used to load the interrupt vector. The vector value must be supplied in the BPBAD register. Controller checks if the vector is loaded before issuing the interrupt. If the vector is not loaded, the interrupt to default vector (174(8)) will be issued at the end of each command. This command will not generate interrupt itself.

5.1.3.4 Get drive parameters - This command is used to obtain the physical drive size. The drive must be formatted prior to issuing this function. The controller will return the drive physical size into the BPDAD and BPCYL registers. Note that this function can take a significant time to complete at the first time after controller initialization.

5.1.3.5 Format disk - This command is used to format the drive automatically. Note that this command can take a significant time to complete. While this function is active, the controller is not ready to accept the next command for other drives.

5.1.3.6 Dump Ram - This command is used for diagnostic purposes.

When interrupt occurs, the controller already sets Busy bit, so the program does not need to do that. But the program should clear this bit after it finishes servicing the interrupt.

BP-01 INTELLIGENT DISK CONTROLLER COMMANDS

5.1.3.7 Maintenance command - This command is used for diagnostic purposes.

5.2 SYNCHRONIZING ACCESS TO DEVICE REGISTERS

If the program tries to access device registers, while the controller is changing register contents, an unpredictable result might appear. The program should follow these rules to synchronize access to the controller registers.

When the controller completes any operation, it will set registers to proper values. To do this, controller first sets Lock bit in the Control and status register (CSR) and waits for Busy bit clear. Then it updates register contents, clears Lock bit and sets Busy bit; if Enable interrupt bit is set, it triggers an interrupt.

The program should follow the following procedure: before it tries to access controller registers, it sets Busy bit and checks the Lock bit in Control and status register (CSR). If Lock bit is set, the program clears Busy bit and waits for an interrupt.

If Lock bit is clear, the program has an access to controller registers. The program then sets all desired values into registers and clears Busy bit by loading new function code in BPCSR register.

NOTE

Use of read-modify-write instructions is not recommended.

After initialization the program sets the default values for the various symbols which are used to control the operation such as:

When interrupt occurs, the controller already sets Busy bit, so the program does not need to do that. But the program should clear this bit after it finishes servicing the interrupt.

Initial values are in square brackets.

BRK [0] ASCII code for the break character. Typing this character causes the current operation to abort.

CSESC Current number of sectors to transfer. Must be set before READ or WRITE function.

CHAPTER 6

DIAGNOSTICS

The BPFMT formatter-diagnostic is a stand-alone program intended as a preliminary formatting program and test tool. The BPFMT is distributed in a bootable format.

This chapter describes the use of the BPFMT program. It is assumed the familiarity with the BP-01 controller, as well as the boot procedures.

6.1 INVOKING THE BPFMT

BPFMT can be booted by hardware from the magnetic tape or by software BOO command from the disk media. When the program initializes itself the following message will be displayed:

```
BP-01 Formatter-Diagnostic program vl.0
```

6.2 BPFMT COMMANDS

After initialization the program sets the default values for the various symbols which are used to control the operation such as disk-type, interrupt address etc.

The following is the table of the symbols which can be displayed and changed. Initial values are in square brackets.

BRK	[0]	ASCII code for the break character. Typing this character causes the current operation to abort.
CSESC		Current number of sectors to transfer. Must be set before READ or WRITE function.

BP-01 INTELLIGENT DISK CONTROLLER

Valid operators are (+, -, *, /) (plus, minus, and, or)

Any illegal input is flagged with a '?'

There are two command characters:

CYL	Current Cylinder number
DRIVE [0]	Current Drive number. Can be in range from 0 to 3.
HEAD	Current Head number.
INTAD [174]	controller interrupt vector address.
NCYLS	Number of Cylinders on device. This value is set automatically if TYPE is nonzero.
NHDS	Number of Heads on device. This value is set automatically if TYPE is nonzero.
NSECS	Number of Sectors on device. This value is set automatically if TYPE is nonzero.
RBUF	Buffer for reading data.
REP [1]	Routine invocation repeat count
SECT	Current Sector number.
TYPE [1]	Device type number. This value can be modified to other drive type or zero.
UADD [174000]	Controller CSR base address
WBUF	Buffer for writing.

Memory and symbol examination and modification is similar to the Online Debugger. Each line begins with a '>' prompt.

The following is a list of the general rules:

- All numerical data is in octal representation
- expressions may be used to expres location to be open
- Expressions are evaluated left to right and may contain both numbers and symbols

- R Valid operators are [+,-,&] (plus, minus, and, or)

- R Any illegal input is flagged with a '?'

There are two command characters:

[/] (slash) Open memory location

[<ESC>] (escape) Start routine

6.2.1 Open memory location

Opening memory and modifying it are just like in ODT. To open a location, type the address followed by a slash. BPFMT will show the contents and will wait for input or terminator. If the value is then typed, that value will be stored into the open location.

Terminators are

<LF> (linefeed) open following location

<CR> (carriagereturn) begin new line with prompt

[?] (question-mark) reopen the same location again

[^] (circumflex) open previous location

6.2.5 Printing an expression value

After a prompt, an expression may be typed followed by an equal

6.2.2 Start routine - ESCAPE

Routines are started through typing the routine number terminated by the ESCAPE character. The following is a list of routines:

Number	Routine	Description
0	MAIN	Full format and check
1	INITC	Initialize the controller
2	REZT	Home seek
3	SEEKT	Seek test
4	TRK0	Format track zero

5	RW	Read/Write pass over disk
6	WDAT	Write data
7	RDAT	Read data
10	FMT	Format disk - track format
11	SHAKE	Random seeks under interrupts
12	FLAG	Flag bad sectors on disk
13	WALK	Walk through the registers
14	WBOT	Write boot block
15	FMT2F	Format drive
16	GDPT	Get drive parameters

6.2.3 Addressing the controller CSRs

prefixing an expression by ";" causes the base address of the CSRs to be added to that expression. For example ";6" is the Command and Status-1 register and ";12" is the Error-1 Register.

6.2.4 Addressing the saved controller CSRs

BPFMT keeps copy of the controller registers into internal memory. This is useful for examining controller register setting prior to function execution.

preffixing an expression by "*" causes the virtual base address of the saved CSRs to be added to that expression. For example "*6" is the Command and Status-1 register and "*12" is the Error-1 Register.

6.2.5 Printing an expression value

After a prompt, an expression may be typed followed by an equal sign.

the controller, is plugged in. The drive must be configured to the same number of sectors as the BPFMT for the specific drive. To inspect the BPFMT internal table start. How seek test and examine locations NCYLS, NHDS and NCESC for that drive type.

6.4.2 Formatting

6.3 DRIVE TYPES

There are three ways to format the disk pack:
The formatter must be configured to operate on the drive at hand since many different models can be connected to the controller.

Symbol TYPE contains an information on the type of the drive. If the TYPE contains zero, the BPFMT will not load physical characteristics (sectors, heads and cylinders) automatically.

The following is the table of drive types and symbol names

F160	Fujitsu 160MB
F300	Fujitsu 300MB
F640	Kentronix 640MB
EAGLE	Fujitsu EAGLE 460MB
NEC1	NEC 500MB
AX40	Ampex 40MB
AX80	Ampex 80MB

6.4 FORMATTING A DISK

6.4.1 Preparation

Boot the formatter and set the type location appropriately. Be sure that the controller is plugged in. The drive must be configured to the same number of sectors as the BPFMT for the specific drive. To inspect the BPFMT internal table start Home seek test and examine locations NCYLS, NHDS and NCESC for that drive type.

Drive not ready. (BP.DSR/'READY')

Drive not present not ready or in error.

Error bit ON. (BP.CSR/'ERROR')

6.4.2 Formatting

There are three ways to format the disk pack:

1. Invoke Full format and check routine, the pack will be first tested then formatted, checked for bad sectors and formatted again. This operation can be quite time-consuming for large capacity devices.
2. Invoke routines 0 to 4 to check the disk, then start the FMT routine. This routine formats a pack track by track and checks for validity.
3. Invoke routines 0 to 4 to check the disk, then start a FMT2F routine. This routine will start controller routine to format a pack and will not check the contents of the formatted data. You can start the routine FLAG 12 to scan the pack for bad sectors.

6.5 ERROR MESSAGES

Keyboard interrupt. (BP.CSR/PC)

Break character hit during the operation.

Error after init. (BP.CSR/'ERROR')

The controller is not properly initialized.

Software timeout, function not completed (BP.CSR/'BUSY')

The function was not completed in the expected interval.

Drive not ready. (BP.DSR/'READY')

Drive not present not ready or in error.

Error bit ON. (BP.CSR/'ERROR')

Function terminated with error.

BUSY bit not cleared by INIT. (BP.CSR/'BUSY') (TOR)

Initialization was not successful.

Bootstrap written to drive 0.

This is an informational message.

BUSY bit OFF. (BP.CSR/'BUSY')

Function never done.

Software detected error. (Read/Expected)

Data read not as written.

Software timeout, no interrupt. (STATUS)

interrupt never came.

Idle, BUSY bit ON (BP.CSR/'BUSY')

Invalid bit setting after IDLE function.

Illegal function not detected. (BP.CSR/'STATUS')

Controller was unable to detect the illegal function.

Program error. (PC/PS)

Compare error. (Read/Expected)

Memory trap during read/write or other trap.

The read data was not as expected.

Bad sectors flagged =

Invalid BP.CSR value after INIT (BP.CSR)

Initialization unsuccessful.

Bad sector found, cannot flag. (CYL/HEAD/SECTOR)

Bad sector flagged. (CYL/HEAD/SECTOR)
Sector remains unflagged.

Cannot read memory location (OFFSET)

Controller registers not present.

Cannot write memory location (OFFSET)

Controller registers not present.

No response on unibus (DEV ADDR)

Controller registers not present.

No interrupt in 1 msec. (BP.CSR)

Controller does not respond after an interval.

Unsolicited interrupt. (BP.CSR)

Unexpected interrupt from the controller.

Hardware/Software version

Report on versions.

Program error. (PC/PS)

Memory trap during read/write or other trap.

Bad sectors flagged =


This is the informational message.

BP-01 INTELLIGENT DISK CONTROLLER


Bad sector flagged. (CYL/HEAD/SECTOR)

This is the informational message.

공정도면



PLATINENMASS 398,6 X 214,3 MM
CADE 110485 DJ09/1 SERVICE



REV. 1.1	DATE	SH	OF	J	K	CODE NO.
ISKRA DELTA						


17.5FC MIDL


19.8C CKG2/1
14.5C

3.6F P39

1.8C P-BUS

2ND PU2
8C CINI
6C IFTJH
3AD TIL





S24-31H / 4.00


74F153
 14 X/Y 0
 2 C3
 7
 9

74S251
 B12
 11 X/Y
 10 0
 9 1
 8 2
 7 3
 6 4
 5 5
 4 6
 3 7
 2 8
 1 9


74S251
 B10
 11 X/Y
 10 0
 9 1
 8 2
 7 3
 6 4
 5 5
 4 6
 3 7
 2 8
 1 9


74S251
 A10
 11 X/Y
 10 0
 9 1
 8 2
 7 3
 6 4
 5 5
 4 6
 3 7
 2 8
 1 9


AM2922
 D11
 2 ME
 3 CRE
 16 OE
 7 CP
 8 CLR
 1 DO
 19 D1
 18 D2
 17 D3
 14 D4
 13 D5
 12 D6
 11 D7
 4 A
 5 B
 6 C
 9 PDL
 15 Y





REV. 1.1	DATE 10.6.84	SH 4 OF 14	J	K	CODE NO.
ISKRA DELTA			DATA BUS SOURCES DESTINATIONS DECODING Y-BUS DESTINATIONS DECODING.CLOCK GEN.		















REV. 1.1	DATE: 16.6.86	SH 10 OF 14	J	K	CODE NO.
ISKRA DELTA			READ/WRITE SHIFT REGISTER, SYNC PATTERN DETECTION WRITE DATA ECC DATA IN MIX		



PULL > /10.0C
/9.8C
/8.0H

/4.40 SECCPI

ECCOUTH > /10.5C

/8.4G TBBSYH

/11.3A DRDL

PULL > /13.4E
/14.0C



/13.4B XWCK

WRIGH > /11.0E


RDCK > /13.4B


DRDL > /11.7D

10/4
9




REV. 1.1	DATE: 06.686	SH 12 OF 14	J	K	CODE NO.
ISKRA DELTA		DISK CONTROLLER BP1		SMD A-CABLE INTERFACE	






ST260FR2




ST260FR2



ST260FR2



ST260FR2



PREGLED VARIANT V SESTAVNICI

Var.	Ident variante	Naziv
01A	20275044	PODNOZJE VT.E. DD11-PK - DE

PREGLED IZDAJ IN SPREMEMB V SESTAVNICI

Izd.	Obvestilo	Datum obvestila	Št. sp.	Opis spremembe	Velja za variante	Datum izdaje	Referent	Avtor izdaje	Po. avt
01	12-081	54.12.09		NOVA SESTAVNICA	A	9.12.84	03	JEFIC M.	

Iskra Delta	NASLOVNI LIST SESTAVNICE	Obvest. - Nalog	Datum izpisa	Izdaja	Ident sestavnice	Dekada	List
	PODNOZJE VT.E. DD11-PK - DE	12-081	9.12.84	01	20275044	101	

N - neaktiven (bez datuma)
 E - aktiven (do datuma)
 O - aktivni del (s struktur)
 L - aktivni inventar (ločena na delovno mesto)
 M - material, ki ga kupujemo
 T - (sastavni del)
 U - dokumentacija, literatura
 V - servišni material (za vzdrževanje)
 Z - zbirka, listni produkt (ločena na delovno mesto)
 0 - programsko oprema na mediju
 P - prototipna različna kosa
 R - prototipna rezervnih delov
 S - prototipna različna kosa
 Y - servišni material (za vzdrževanje)
 Z - zbirka, listni produkt (ločena na delovno mesto)
 3 - listni produkt ID - izdelek v SOZD po dokumentaciji ID
 4 - listni produkt ID - izdelek izven SOZD po dokumentaciji ID
 5 - listni produkt ID - izdelek v SOZD po dokumentaciji ID
 6 - listni produkt ID - izdelek izven SOZD po dokumentaciji ID
 7 - listni produkt ID - izdelek v SOZD po dokumentaciji ID
 8 - listni produkt ID - izdelek izven SOZD po dokumentaciji ID
 9 - listni produkt ID - izdelek v SOZD po dokumentaciji ID
 0 - prazno
 1 - listni
 2 - m (metri)
 3 - m² (kvadratni metri)
 4 - m³ (kubični metri)
 5 - m³ (kubični metri)
 6 - g (grami)
 7 - ml (mililitri)
 8 - par (po dva kosa)
 9 - garnitura

Poz	Ident	Naziv	Napotilo	S	K	P	I	EM	BF	A	Količina za vnos		Veilja
010	20275044	PODNOZJE VT.E. DD11-PK - DE		A	S	2	1	0	*				
001	29841044	PODNOZJE VT.E. DD11-PK-SK	21784044	A	E	1	0	0		1			
002	20285044	NOSILEC VEZ. PLOŠKE-VZDOLŽNI	IS-F,03,01	A	E	6	1	0		2			
003	20286044	NOSILEC VEZ. PLOŠKE-PREŽNI	Y-M,B1,111	A	E	6	1	0		3			
004	22014044	NOSILEC KONEKTORJA PREŽNI	IS-F,03,18	A	E	6	1	0		2			
005	01100091	VIJAK MIX12 JE4 ZN20KR	IS-F,06,14	A	M	9	1	0		9			
006	17888091	VIJAK MAX12 JE4 ZN20KR	TP-L,07,103	A	M	9	1	0		14			
007	03334091	VIJAK MSX10 JES ZN20KR		A	M	9	1	0		4			
008	05805091	PODLOŽNA 65 JEV ZN20KR		A	M	9	1	0		4			
009	20300044	VOĐNIK TM70 88*1,0		A	L	9	4	2		7			
010	29862044	SPOJKA OSESNA SN#5,3/0,5-1		A	M	9	1	0		1			

Iskra Delta	SESTAVNICA	Avtor izdaje JEFIČ M.	Obvest. - Nalog 12-081	Datum izpisa 9.12.86	Izdaja 01	Ident sestavnice 20275044	Delkada 01*
--------------------	-------------------	---------------------------------	----------------------------------	--------------------------------	---------------------	-------------------------------------	-----------------------

PREGLED VARIANT V SESTAVNICI

Var.	Ident variante	Naziv	Var.	Ident variante	Naziv
01	20279044	PODNOZJE VT.E: DD11-DK - DE			

PREGLED IZDAJ IN SPREMEMB V SESTAVNICI

Izd.	Obvestilo	Datum obvestila	St. sp.	Opis spremembe	Velja za variante	Datum izdaje	Referent	Avtor izdaje	PC av
01	12-052	55, 12, 05		NOVA SESTAVNICA	A / / / / /	9.12.86	03	JEFICA M.	

Iskra Delta

NASLOVNI LIST SESTAVNICE

PODNOZJE VT.E: DD11-DK - DE

Obvest. - Nalog	Datum izpisa	Izdaja	Ident sestavnice	Deloda List
12-092	9.12.86	03	20279044	01

PREGLED VARIANT V SESTAVNICI

Var.	Ident variante	Naziv	Var.	Ident variante	Naziv
019	20277044	PODNOŽJE VT. E. DD11-MK - DE			

PREGLED IZDAJ IN SPREMEMB V SESTAVNICI

Izd.	Obvestilo	Datum obvestila	Št. sp.	Opis spremembe	Velja za variante	Datum izdaje	Referent	Avtor izdaje	Pod avto
01	12-093	66.12.09		NOVA SESTAVNICA	A	9.12.86	03	JEFIS M.	

Iskra Delta

NASLOVNI LIST SESTAVNICE

PODNOŽJE VT. E. DD11-MK - DE

Obvest. - Nalog

Datum izpisa

Izdaja

Ident sestavnice

Dekada List

12-093

9.12.86

01

20277044

01*

side side side side side side side side side side
side side side side side side side side side side
side side side side side side side side side side
side side side side side side side side side side
side side side side side side side side side side