

TREBAR A.




This boots drive 0 only

~~777~~ 172004 : 1000/012701 MOV # 176500, R1  
1002/176500  
1004/012702 MOV # 176504, R2  
1006/176504  
1010/010100 MOV R1, R0  
1012/005212 INC (R2)  
1014/105712 C: TST B (R2)  
1016/100376 BPL C  
1020/006300 ASL R0  
1022/001004 BNE B  
1024/005012 CLR (R2)  
1026/005200 INC R0  
1030/005761 TST 2(R1)  
1032/000002 B: BIC # 20, R0  
1034/042700  
1036/000020 MOV R0, 2(R2)  
1040/010062  
1042/000002  
1044/001363 BNE C  
1046/005003 CLR R3  
1050/105711 D: TSTB (R1)  
1052/100376 BPL D  
1054/116123 MOV B 2(RA), (R3)+  
1056/000002  
1060/022703 CMP # 10000, R3  
1062/001000  
1064/101371 BH1 D  
1066/005007 CLR PC (HALT)

F650		F1746	F2806
		F611	
5.	6.	7 [910]	11 12 13 14
		1	

1300  
PREVENTIVE  
MAINTENANCE

Y2.47 = 1f  
Z.27  
2.17



M 3000 L 04 4L BE75F

TERMINAL

M 3000 L 04 L BE75F

## CIKLICNE KODE

$$V = \underbrace{(c_1, c_2, \dots, c_k)}_{\text{kontrolni biti}}, \underbrace{(a_1, a_2, \dots, a_m)}_{\text{informacijski biti}}$$

Informacija izrazeno v polinomski obliki

$a_1, a_2, a_3, \dots, a_m$  so informacijski biti.

$$P(x) = a_1 + a_2 x + \dots + a_m x^{m-1} \quad (1)$$

Opozna: Čeprav močnost trakovi prenosajo 9 bitov podobne poročljivosti kot do ne prenosajo sevirske.

### GENERATORSKI POLINOM

Karakterizira ciklicne kode in določa zmočnost ciklicne kode za detekcijo in korigovanje napake.

Predpostavimo da je podobhani polinom  $P(x)$  pred kodiranjem

$$P(x) = a_1 + a_2 x + \dots + a_m x^{m-1} \quad (2)$$

Generatorski polinom  $G(x)$  je

$$G(x) = 1 + b_1 x + \dots + b_{k-1} x^{k-1} + x^k \quad (3)$$

Residualni polinom  $R(x)$  dobimo z deljenjem produkta  $P(x) \cdot x^k$  z  $G(x)$

$$x^k \cdot P(x) = Q(x) \cdot G(x) + R(x) \quad (4)$$

$$R(x) = c_1 + c_2 x + \dots + c_k x^{k-1} \quad (5)$$

$Q(x)$  je kocientni polinom.

Residualni polinom je <sup>kontrolni</sup> polinom in  $c_1, c_2, c_3, \dots, c_k$  so kontrolni biti. Kodiran podobhani polinom  $F(x)$  je izrazen kot

$$F(x) = x^k \cdot P(x) + R(x) \quad (6)$$

### DETEKCIJA NAPAK

glede na močbe (4) in (5) postane kodiran podobhani polinom  $F(x)$

$$F(x) = x^k \cdot P(x) + R(x)$$

$$= Q(x) \cdot G(x) + R(x) + R(x) \pmod{2}$$

$$= Q(x) \cdot G(x)$$

Enačba (7) <sup>dokazuje</sup> da je podobhani polinom  $F(x)$  deljiv z generatorskim polinomom  $G(x)$ .

(7)

Polinom nopolje  $E(x)$  predstavlja upravljivo <sup>spremenjivo</sup> sivo in podoblikom. Če je spremenjivo podoblik polinom  $F'(x)$  potem je relocija med  $F(x)$ ,  $F'(x)$  in  $E(x)$  nosleduje:

$$F'(x) = F(x) + E(x)$$

$F'(x)$  se deli z  $G(x)$  na spremenjivosti. Če ni nopolje (to je če je  $E(x) = 0$ ) potem močno (8) postane:

$$F'(x) = F(x).$$

2 drugimi poredanim deljenjem se delište izvede brez ostanka. Ostaneš  $R'(x)$  indicira, da  $F'(x)$  vsebuje nopolje. Relocija pa nosleduje:

$$F'(x) = G(x) \cdot Q'(x) + R'(x)$$

$R'(x)$  je ostaneš, ki ga dobimo z deljenjem  $F'(x) = G(x)$ . To jest ostaneš delište dobimo tuoli z deljenjem  $F(x) + E(x) = G(x)$ .

$$E(x) = G(x) \cdot Q''(x) + R'(x)$$


$R'(x)$  je SINDROM in ga uporabljamo za iskanje napačnih bitov.

Uporaba cikličnih kod pri magnetnih trakah.

Kontrolni znaki li bomo po principu cikličnih kod in uporabljajo hot CRC znaki na magnetnem traku za 800 bpi načinu.

hot ECC - CRC znaki in japonski CRC znaki pri 6250 bpi načinu.

Če je generatorski polinom  $G(x) = 1 + x^3 + x^4 + x^5 + x^8$  ino delilno veje nosleduje obliko,




Če je  $n$  bitov informacije, ki vstopa v delilnik  $a_1, a_2, \dots, a_n$  delište to izrazimo s polinomom.

$$P(x) = a_1 x^{n-1} + a_2 x^{n-2} + \dots + a_n$$

hot a nobi podoblik vstopa po.

Organizacija delilnega veje, kjer podoblik vstopa v bitih, hot

je to v prímeru magnetických kódov vidieť na nasledujúcej skici:



To prímer hoci, do 8 bitov vstupu hovorí: Polinom  $P'(x)$  ktorý má podobnosť polinomu s  $n$ -bytom vložených podpolínov je izražený z:

$$P'(x) = D_1(x) \cdot x^{n-1} + D_2(x) \cdot x^{n-2} + \dots + D_n(x)$$

$D_k(x)$  .... je 8bitový vložený podpolínok zo byte  $k$ , kde je  $1 \leq k \leq n$  biti  $0 \sim 7$  pri ktorých koeficientom  $x^0 \sim x^7$  zo všetkých posamezích  $D_k(x)$  Napríklad podobnosť polinomu, ktorý má 5 bytov podpolínov dokáže vložiť nasledovne:

<del>ST BITS</del>	0 1 2 3 4 5 6 7	POLINOM
BYTE 1	1 0 0 1 1 0 0 1	$D_1(x) = 1 + x^3 + x^4 + x^7$
BYTE 2	0 0 1 0 1 1 1 0	$D_2(x) = x^2 + x^4 + x^5 + x^6$
BYTE 3	1 1 1 1 0 0 0 1	$D_3(x) = 1 + x + x^2 + x^3 + x^7$
BYTE 4	0 0 0 1 1 0 0 0	$D_4(x) = x^3 + x^4$
BYTE 5	1 0 1 1 0 1 0 1	$D_5(x) = 1 + x^2 + x^3 + x^5 + x^7$

Podobnosť polinomu  $P'(x)$  sa vypočíta na nasledujúci násčin:

$$\begin{aligned}
 P'(x) &= D_1(x)x^4 + D_2(x)x^3 + D_3(x)x^2 + D_4(x)x + D_5(x) = \\
 &= (1 + x^3 + x^4 + x^7)x^4 + (x^2 + x^4 + x^5 + x^6)x^3 + \\
 &+ (1 + x + x^2 + x^3 + x^7)x^2 + (x^3 + x^4)x + \\
 &+ (1 + x^2 + x^3 + x^5 + x^7) = \\
 &= x^{11} + x^9 + x^8 + x^7 + x^5 + 1
 \end{aligned} \tag{3}$$

Ostatné, ktoré dokáže sa deliť bez zvyšku na  $P'(x)$  je generátorským polinomom  $G(x)$  je kontrolník.

Kontrolné znaky dokáže v období uvažovaných izrať. Predpostavme, že sú podobnosť znaky  $D_1, D_2, \dots, D_n$  sú dejte kontrolník  $C$ . Nasledujúce je izražený tento polinom a všetky bity v znaku súreza koeficientu polinomu

Kontrolné kodo  $R(x)$  zo bit K v reňi bitov dokáže vložiť nasledovne:

$$x^k P(x) = Q(x) G(x) + R(x) \quad (4)$$

$P(x)$  ... podstvari polinom,  $Q(x)$  ... kvocientni polinom,  $G(x)$  ... generatorski polinom  
Delocija med ujimi je naslednja:

$$\begin{aligned} R(x) &= x^k P(x) \bmod G(x) \\ &= x^k (a_1 x^{n-1} + a_2 x^{n-2} + \dots + a_n) \bmod G(x) \end{aligned} \quad (5)$$

To nato daje pri posredovanju procesorju uročega bita. Če vstavimo  $C$  so kontrolni znaki hodo in 1 za kontrolni znak ( $k=1$  ker imo kontrolni znak samo en bit) in podstvari znaki  $D_1, D_2, \dots, D_n$  so informacijske bite

$$\begin{aligned} C &= x (x^{n-1} D_1 + x^{n-2} D_2 + \dots + D_n) \bmod G(x) \\ &= (x^n D_1 + x^{n-1} D_2 + \dots + x D_n) \bmod G(x) \end{aligned} \quad (6)$$

To pomenja 1 bitno ciklično operacijo delitvega vrja. Ostanek v shift registru se muči z  $x$  in deli z generatorskim polinomom. Ostanek vstane v shift registru. Operacijo lahko izrazimo na sledenč način:

$$A = T B \quad (7)$$

$B$  in  $A$  je velino shift regista:  $B$  pred shiftanjem,  $A$  po shiftanju.


$T$  je matrika generatorskega polinoma in ustrezuje:

associated matrix ali timing matrix.

Naprimer so generatorski polinom  $G(x) = 1 + x^3 + x^4 + x^5 + x^8$  ima

$$T = \left[ \begin{array}{ccccccc|c} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \end{array} \right] \quad (8)$$

RAKO  
DOBIMO  
MATEJKO  
T



Predpostavimo, da register vrabi vse 01100111.

$$A = TB = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix} \begin{bmatrix} 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \end{bmatrix} = \begin{bmatrix} 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1 \\ 1 \end{bmatrix}$$
(9)

Rezultat enobitnega shifta je 10101111.

A uporabljamo to metodo potem postave enačbo (6):

$$C = T^n D_1 + T^{n-1} D_2 + \dots + T D_n \quad (10)$$

C predstavlja ciklični konglomerat in  $T^j D_K$  dobimo s shiftom em podtekovnega znaka K, j krot.  $D_K$ , je 1 bitka končnega matriko, t.e.:


$$D_K = \begin{bmatrix} d_1 \\ d_2 \\ d_3 \\ \vdots \\ d_n \end{bmatrix} \quad \begin{array}{l} d_1 \text{ vrstev koeficientu } x^0 \\ d_2 \text{ --- " --- } x^1 \\ \vdots \\ d_n \text{ --- " --- } x^{n-1} \end{array} \quad (11)$$

V enačbi (12) dobimo ciklični shift s tem ko pristevamo podtek ostanku, nov ostanki dobimo na sledenih nacin:

$$C = T (T \dots (TD_1 + D_2) D_3) + \dots + D_{n-1} + D_n \quad (12)$$

### PRIMER UPORABE CIKLICNE KODE

Pri 800 bpi CRC znak detektiva in korisna napake. Znak se kopira v 6-to kolono za podtekovnimi znaki.




- 9 bitov v vrsteh podtekem znaku  $M_1$  do  $M_n$  so koeficiente polinomov  $M_1$  do  $M_n$  in imajo naslednjo lokacijo v zapisi:  
pozicija polinoma  $x^6 x^8 x^4 x^0 x^3 x^2 x^1 x^7 x^5$   
številko sledi  $1 \ 2 \ 3 \ 4 \ 5 \ 6 \ 7 \ 8 \ 9$
- 9 bitov v CRC znaku  $C$ , predstavlja koeficiente polinoma  $C = \text{isto znako sledi}$ .
- $C$  se izračuna iz podtekoma polinoma  $M_1$  do  $M_n$  z uporabo generatorskega polinoma  $G(x) = 1 + x^3 + x^4 + x^5 + x^6 + x^9$  glede na naslednjo relacijo  

$$C = (x^n M_1 + x^{n-1} M_2 + \dots + x^2 M_{n-1} + x M_n) +$$

$$+ (1 + x + x^2 + x^4 + x^6 + x^7 + x^8) \text{ Mod } G(x).$$

Rezultat te enote je CRC znak. Če je število podtekov znakov naročno imen CRC znak lahko ponite in obratno.



- Tej enote nato naslednja matrika:

$$C = T^n M_1 + T^{n-1} M_2 + \dots + T^2 M_{n-1} + T M_n + K$$

$$T = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix}, \quad K = \begin{bmatrix} 1 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1 \\ 1 \end{bmatrix}$$

ECC ZNAK PR1 6250 bpi

Pri 6250 hpi imo podotkoma grupa 7 bytor podotkov in en byte ecce heterium nepravilje napole v grupe.

- 8 bitov v uradeném rozsahu mohou D1 do D7 rovnovážit koeficienty polynomu D1 do D7 a zanedbat využití posledného bitu.


$$\text{Pozičija v polinomu } x^1 x^4 x^7 - x^3 x^6 x^0 x^2 x^5$$

5 teritko sledí 1 2 3 4 5 6 7 8 9

Iled 6 náleží paritetní bit P vedený po všem ECC záruč.

- 8 bitov v ECC zaslužku E so koeficienti v polinomu E in tvojih sosednjih intermedijih. Sled G moži biti ponetek za ECC zaslužke.
  - E se izračuna iz podstavnega polinoma D1 do D7 z uporabo generatorskega polinoma  $G(x) = 1 + x^3 + x^4 + x^5 + x^6$  glede na navedeno relacijo:

$$E = (x^7D_1 + x^6D_2 + x^5D_3 + x^4D_4 + x^3D_5 + x^2D_6 + xD_7) \bmod G(x)$$



- Tej eusčbi prijede noslednja metrika.

$$E = T^7 D_1 + T^6 D_2 + T^5 D_3 + T^4 D_4 + T^3 D_5 + T^2 D_6 + T D_7$$

	0	0	0	0	0	0	0	0	1
	1	0	0	0	0	0	0	0	0
	0	1	0	0	0	0	0	0	0
T =	0	0	1	0	0	0	0	1	
	0	0	0	1	0	0	0	1	
	0	0	0	0	1	0	0	1	
	0	0	0	0	0	1	0	0	
	0	0	0	0	0	0	1	0	

		SUB GRUPA A				SUB GRUPA B	
		← A →		← B →			
BIT		0	1	2	3	4	5
4		D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>
5							E
6							
7							
P		P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>4</sub>	P <sub>5</sub>	P <sub>6</sub>
						P <sub>7</sub>	P <sub>E</sub>

## POMOŽNI CRC ZNAK

Pri 6250 bpi je na pozicijo 7 vstavljen 9 bitni pomožni CRC znak za residualno podatkovno grupe v vseh blokih in služi za detektovanje napake.

- 9 bitov v vrsteh podatkovnih znakov  $M_1$  do  $M_n$  so koeficienti polinoma  $M_1$  do  $M_n$  in imajo naslednjo pozicijo:

$$\text{Pozicija v polinomu } x^0 x^4 x^6 x^3 x^1 x^5 x^7 x^2 x^8$$

štev. sledi 1 2 3 4 5 6 7 8 9

- 9 bitov v pomožnem CRC znaku  $N$  so koeficienti polinoma  $N$  s sestavo sledi na tukem.


- $N$  se izračuna iz podatkovnega polinoma  $M_1$  do  $M_n$  z uporabo generatorskega polinoma  $G(x) = 1 + x + x^6 + x^7 + x^8$  glede na naslednjo relocijo.

$$N = (x^n M_1 + x^{n-1} M_2 + \dots + x M_n) + \\ + (1 + x + x^6 + x^7 + x^8) \quad \text{Mod } G(x)$$

- Pomožni CRC znak ima lihoparitet. Če ima  $N$  sodo paritet, ne potrebuje liho pariteta z invertiranjem bita na sledi 4

- Motično enako je sledi:

$$N = T^n M_1 + T^{n-1} M_2 + \dots + T M_n + K$$



$$T = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix}, \quad K = \begin{bmatrix} 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 1 \end{bmatrix}$$

CRC ZNAK PRI 6250 bpi

CRC znak je razprtven in do 6 bitov na koncu vsakega bloka za detekcijo napak

- CRC znak ima 9 bitov in je formiran iz naslednjih podatkov:

- \* VSI PODATKOVNI ZNAKI

- \* PADDING ZNAK (residualna podatkovna grupa in CRC podatkovna grupa)

- \* POMOŽNI CRC znaki (brez ECC znakov)

- Koefficienti v podatkovnem polinomu, razporediti so bili in generatorski polinom ki je uporabljen za formiranje CRC znaka pri 6250 bpi je identičen tistim za 800 bpi.

- CRC znak ima lahko paritet. Če je vrsta podatkovnih znakov, padding znaka v residualni podatkovni grapi in posamezna CRC znaka lika se z njej padding znak s ravni 0. Loni v prvi byte CRC podatkovne grupe. Če je vrsta napačna ne zaprete CRC znake. Na to usoda morebitno dovedemo do napačnosti znaki liki. Identični CRC znaki so zabeleženi vseh 5-6 byta.

CRC podatkovna grupa

P A D D I N G O R C R C	C	C	C	C	R E S I D U A L U I Z N A K	E
	R	R	R	R	D U A L U I Z N A K	C
	C	C	C	C		C

	$x^0$	$x^1$	$x^2$	$x^3$	$x^4$	$x^5$	$x^6$	$x^7$	$x^8$
800 bpi: CRC	P	0	1	2	3	4	5	6	7
6250 bpi: ECC	0	5	6	2	7	4	1	3	-
-  - Aux. CRC	5	2	6	P	7	1	3	0	4
-  - CRC	P	0	1	2	3	4	5	6	7

Relacije med pozicijami  
bita in stopnjo v  
polinomu

## KOREKCIJA NAPAK PRI 800 Bpi

Pri slednjem 800 bpi uočaju, lahko odčitavamo napake na eni sledi s kombinacijo ciklične kode in VRC funkcije.

### PRINCIP KOREKCIJE NAPAK

Polinom C za CRC znotr v izračuna iz naslednje enačbe če je nujno izpolniti podobnega polinoma  $M_1$  do  $M_n$  med write operacijo:

$$C = T^n M_1 + T^{n-1} M_2 + \dots + T M_n + K \quad (1)$$

T je matrika, ki priča generatorskemu polinomu

$$G(x) = 1 + x^3 + x^4 + x^5 + x^6 + x^9 \text{ in } K \text{ je konstanta}$$

$$T = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix}, \quad K = \begin{bmatrix} 1 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 1 \end{bmatrix}$$

$M_k \quad (k=1 \sim n)$

CRC znotr n običajno bo n prečitajo podatki  $(n+1)$ . Če mi nobene napake pri čitanju, postane enačba 1 sledi:

$$K = T^n M_1 + T^{n-1} M_2 + \dots + T M_n + C \quad (2)$$

Če mi nobene napake potem v CRC registeru ostane vrednost

111010111.

Predpostavimo da je v podobnih napakah  $M'_1$  do  $M'_n$  in  $C'$ . Vredna CRC registr (S<sub>1</sub>) je sledi:

$$S_1 = T^n M'_1 + T^{n-1} M'_2 + \dots + T M'_n + C' \quad (3)$$

Če je  $S_1 = K$  smotramo do mi bilo napake.

Če dobimo napako znotri Šum E<sub>1</sub> do E<sub>n</sub> in E<sub>c</sub> postane enačba:

$$M'_k = M_k + E_k \quad (k=1 \sim n \text{ in } C; \text{ v primeru } C, C' = C + E_c) \quad (4)$$

Enačba 3 postane:

$$\begin{aligned}
 S_1 &= T^n M'_1 + T^{n-1} M'_2 + \cdots + T M'_n + C' = \\
 &= T^n (M_1 + E_1) + T^{n-1} (M_2 + E_2) + \cdots + T (M_n + E_n) + (C + E_C) - \\
 &= T^n M_1 + T^{n-1} M_2 + \cdots + T M_n + C + \\
 &\quad + T^n E_1 + T^{n-1} E_2 + \cdots + T E_n + E_C
 \end{aligned} \tag{5}$$

Glede na enačbo (2), lahko modifciramo enačbo (5) na sledenč način:

$$S_1 + K = T^n E_1 + T^{n-1} E_2 + \cdots + T E_n + E_C \tag{6}$$


Če je mogoča le na eni sledi (nprimer na sledi li ustrezno stopnji  $x^2$ ,  $E_k$  ( $K = 1 \sim n, c$ ) lahko to izrazimo na sledenč način:

$$E_K = \begin{bmatrix} 0 \\ 0 \\ \vdots \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix} \begin{array}{l} \text{pozicija ustrezne } x^0 \\ x^1 \\ x^2 \\ \dots \\ x^3 \\ x^4 \\ x^5 \\ x^6 \\ x^7 \\ x^8 \end{array} \quad K = 1 \sim n, c$$

V tem primeru u VRC mogoča  
 detektira v prečitovih podatkih.

Vrah zmak se poritetno preveri (VRC check) na podatki čitajo. Če mi nobene mogoča je vrednost ali je mogoča u ustori v shift register vrednost 000000001. Struktura tega registrja je ista kot je večje co generira CRC. Če mi nobene mogoča je vrednost, ki jo vnosimo 0000 00000. Ta shift register u imenuje ERROR PATTERN register. Uvodni vektor u to register je  $P_K$ .

Vhod  $P_K$  ( $K = 1 \sim n, c$ )



$$P_K = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ g_1 \end{bmatrix}$$

Končni rezultat ( $S_2$ ) v EP register u lohku izrazi u sledeću nacin:

$$S_2 = T^n P_1 + T^{n-1} P_2 + \dots + T P_n + P_C \quad (7)$$

Če je VRC napaka, in v EP register ustvari 1 na mestu hi mesta  $X^j$ .

Če lohku določimo do je v izrazu  $X^j$  napaka potem vnesemo EK na mesto  $P_k$ , do dobimo  $S_1 + K$  u hitorizencbe (6) v EP register.

Ker ustvari v EP register dejansko  $X^k$  in ne  $X^j$  prenosimo redno na desno za  $8 - i$ . Relacija med EK in  $P_k$  je možna:

$$T^{8-i} E_k = P_k \quad (k=1 \sim n, c) \quad (8)$$

Iz enocbe (8), (6) in (7) dobimo:

$$\begin{aligned} S_2 &= T^n P_1 + T^{n-1} P_2 + \dots + T P_n + P_C = \\ &= T^{8-i} (T^n E_1 + T^{n-1} E_2 + \dots + T E_n + E_C) \\ &= T^{8-i} (S_1 + K) \end{aligned} \quad (9)$$

Rezultat ( $S_2$ ) u zadrži v EP registru, rezultat ( $S_1$ ) CRC registratorju u prispeje po mod 2  $\oplus$  ( $K$ ) 111010111. Če dobremo razpadanje po shiftouji vrstine shift registratorja imamo sled no katerih napak po redisnosti od st. premikov.

## METODA 2 A KOREKCIO NAPAKE

Primer:

<del>BIT</del> BYTE	P	0	1	2	3	4	5	6	7
BYTE 1	1	1	0	0	0	0	1	0	
2	0	0	1	0	1	0	1	1	1
3	0	0	1	0	1	0	0	1	0
4	0	0	0	1	1	1	1	1	0
5	0	1	0	1	0	1	1	1	0

## GENERIRANJE CRC MED OPERACIJO VPISOVANJA

	BIT BYTE	P 0 1 2 3 4 5 6 7
		0 0 0 0 0 0 0 0 0 ① začetna vrednost CRC registra
1 BYTE		1 1 0 0 0 0 0 1 0 ② prvi podatkovni byte
		<u>1 1 0 0 0 0 0 1 0</u> ③ = ① + ②
2. BYTE		0 1 1 0 0 0 0 0 1 ④ CRC reg se poskuša v desno za 1 bit <span style="float: right;">ROTATE POMIK glej sliko spodaj</span>
		0 0 1 0 1 0 1 1 1 ⑤ drugi byte podatkov
		<u>0 1 0 0 1 0 1 1 0</u> ⑥ = ④ + ⑤
3. BYTE		0 0 1 0 0 1 0 1 1 ⑦ CRC reg se poskuša en bit v desno
		0 0 1 0 1 0 0 1 0 ⑧ tretji byte podatkov
		<u>0 0 0 0 1 1 0 0 1</u> ⑨ = ⑦ + ⑧
		<u>1 0 0 0 0 1 1 0 0</u> ⑩ CRC REG SE POMAKNE za en bit v desno
4. BYTE		1 1 1 1 ⑪ Če je $P=1$ , u biti 2 do 5 invertirajo <span style="float: right;">Rezultat! glej sliko</span>
		0 0 0 1 1 1 1 1 0 ⑫ četrти byte podatkov
		<u>1 0 0 0 0 1 1 1 0</u> ⑬ = ⑩ + ⑪ + ⑫
5. BYTE		0 1 0 0 0 0 1 1 1 ⑭ pomik en bit v desno
		0 1 0 1 0 1 1 1 0 ⑮ peti podatkovni byte
		<u>0 0 0 1 0 1 0 0 1</u> ⑯ = ⑭ + ⑮
		<u>1 0 0 0 1 0 1 0 0</u> ⑰ pomik CRC registra za en bit v desno
		1 1 1 1 ⑱ Če je $P=1$ , u biti 2 - 5 invertirajo
		1 1 1 0 1 0 1 1 1 ⑲ konstanta ko generiramo CRC K
CRC		<u>0 1 1 1 1 1 1 1 1</u> ⑳ = ⑰ + ⑱ + ⑲

PROCESIRANJE MED ČITANJEM NAPREJ: CRC se tretira enako kot zgoraj, le ob koncu njo ga upošteva kot podatki. Če mi ugotovite ostane v registru vrednost 111010111.

	BIT BYTE	P 0 1 2 3 4 5 6 7
DO PETEGA BYTE		0 0 0 1 0 1 0 0 1 ⑯ Nullius CRC registra, ko nas poskusimo do petega byte,
		<u>1 0 0 0 1 0 1 0 0</u> ⑰ pomik za en bit v desno
		1 1 1 1 ⑱ Če je $P=1$ u biti 2 - 5 invertirajo
CRC BYTE		0 1 1 1 1 1 1 1 1 ⑲ Precitamo CRC byte
ZADNJA VRED. V CRC REG.		1 1 1 0 1 0 1 1 1 ⑳ = ⑰ + ⑱ + ⑲

Če mi ugotovite ugotovite, je uspešno CRC registr vrednost 111010111.

Predpostavimo, da smo podatke sprejeli nepravilno naprimer bit 6 v tretjem byte n preklopi od 0 na 1 zavodi drop in nujno. četrta bit velja byta in CRC byta n preklopi iz 1 na 0 zavodi drop out nujno:

drop in nujno: Če gre  $0 \rightarrow 1$

drop out nujno: Če gre  $1 \rightarrow 0$

PREČITANI PODATKI	ST. BITA	UVR NAPAKA
	P 0 1 2 3 4 5 6 7	
BYTE 1	1 1 0 0 0 0 0 1 0	
2	0 0 1 0 1 0 1 1 1	
3	0 0 1 0 1 (1) 0 1 0	X
4	0 0 0 1 1 1 1 1 0	
5	0 1 0 1 0 (0) 1 1 0	X
CRC byte	0 1 1 1 1 (0) 1 1 1	X


track  
mag

CRC ima sodo paritec če je st podatkovih bitov liko

Pri operaciji čitanja, nev CRC register prenese nova vrednost istočasno pa se izvede VRC kontrola. Tački nujne (error pattern) se upisi v EP register. Logika EP registerja je podobna tisti iz CRC registerja.

Vzorec generuje tačka nujne

EP register



Zaduža vrednost v CRC registerju je 111011010 in ne 111010111, kar indicira nujno. Zaduža vrednost v EP registerju je 101110010 če je VRC nujno. To vrednost se imenuje ERROR PATTERN.

PREČITANI PODATKI	CRC REGISTER	POZICIJA BITOV	VRC NAPAKA
	P 0 1 2 3 4 5 6 7		
BYTE 1	0 0 0 0 0 0 0 0 0		
	1 1 0 0 0 0 0 0 1 0		
	1 1 0 0 0 0 0 0 1 0		
BYTE 2	0 1 1 0 0 0 0 0 1		
	0 0 1 0 1 0 1 1 1		
	0 1 0 0 1 0 1 1 0		
BYTE 3	0 0 1 0 0 1 0 1 1		
	0 0 1 0 1 (1) 0 1 0 X		
	0 0 0 0 1 0 0 0 1		
BYTE 4	1 0 0 0 0 1 0 0 0		
	1 1 1 1		
	0 0 0 0 1 1 1 1 1 0		
	1 0 0 0 0 1 0 1 0		
BYTE 5	0 1 0 0 0 0 1 0 1		
	0 1 0 1 0 (0) 1 1 0 X		
	0 0 0 1 0 0 0 1 1		
CRC byte	1 0 0 0 1 0 0 0 1		
	1 1 1 1		
	0 1 1 1 1 (0) 1 1 1 X		
	1 1 1 0 1 1 0 1 0		

BYTG	EP REGISTER (BIT POZICIJA)	VRC
	P 0 1 2 3 4 5 6 7	
1	0 0 0 0 0 0 0 0 0 0	0
	0 0 0 0 0 0 0 0 0 0	0
2	0 0 0 0 0 0 0 0 0 0	0
	0 0 0 0 0 0 0 0 0 0	0
3	0 0 0 0 0 0 0 0 0 1	X
	1 0 0 0 0 0 0 0 0 0	0
	1 1 1 1	0
4	1 0 0 1 1 1 1 0 0	0
	0 1 0 0 1 1 1 1 0	0
5	0 1 0 0 1 1 1 1 1	X
	1 0 1 0 0 1 1 1 1	1
CRC	1 0 1 1 1 0 0 1 0	X

zadetno vrednost CRC registra  
 pri prečitani byte  
 ✗  
 shift desno za 1 bit  
 drugi prečitani byte  
 ✗  
 shift desno za 1 byte bit  
 tretji prečitani byte  
 ✗  
 Ponik desno za 1 bit  
 Če je P=1 na biti 2 do 5 invertirati:  
 četrti prečitani byte  
 ✗  
 shift desno za 1 byte bit  
 peti prečitani byte  
 ✗  
 shift o desno za 1 bit  
 Če je P=1 na invertirjenih bitih od 2 do 5  
 VRC napačna na ECC byte  
 ✗  
 zadetno vrednost EP registr  
 1. BYTE BREZ NAPAKE  
 ✗  
 SHIFT DESNO ZA 1 BIT  
 2. BYTE BREZ NAPAKE  
 ✗  
 SHIFT DESNO ZA 1 BIT  
 VRC NAPAKA 3. BYTE  
 ✗  
 SHIFT DESNO ZA 1 BIT  
 ČE JE P=1 SE INVERTIRATA BITE 2 DO 5  
 NI NAPAKE NA 4. BYTU  
 ✗  
 EP REG SHIFT DESNO ZA 1 BIT  
 VRC NAPAKA 5. BYTE  
 ✗  
 PONIK DESNO ZA 1 BIT  
 ČE JE P=1 SE BITI 2 DO 5 INVERTIRATI  
 VRC NAPAKA NA CRC BYTU  
 ✗ (zadužen vrednost vEP registr)

## Detectacija napak sledi (sledi z napako)

Na kateri sledi je napaka detektirana iz zadeje vrednosti  $\oplus$  CRC in EP reg. Error znak v EP registru ostane neizpremenjen, vsi biti v CRC registru pač pa bitov 2 in 4 pa n inverzirajo. Potem primorjamo vrednost EP in CRC registror. Če se vrednosti ne ujemata n vedno v CRC registru shiftar in zapet primerna.

	P	0	1	2	3	4	5	6	7
ZADNJA VREDNOST V EP REGISTRU		1	0	1	1	1	0	0	1
ZADNJA VREDNOST V CRC REGISTRU		1	1	1	0	1	1	0	1
		1	1	1	1	1	1	1	1
		0	0	0	0	1	1	0	1
POMIK V DESNO		1	0	0	0	0	0	1	1
		1	1	1	1	1	1	1	1
		1	0	0	1	1	1	0	1
POMIK V DESNO		0	1	0	0	1	1	1	0
POMIK V DESNO		1	0	1	0	0	1	1	1
		1	1	1	1	1	1	1	1
		1	0	1	1	1	0	0	1

kontrolna paragonja  
CRC je  $K = 1101011$

kontrolna vrednost oddeljena od  
CRC vrednosti.  
Vse biti ročni bitov 2 in 4  
inverziramo

PRVIČ PRIMERJAMO Z EP  
+ NE SOVPADA  
če je  $P=1$  se biti 2 do 5  
inverzirajo

DRUGA PRIMERJAVA  
SENKE UJEMA

TRETA PRIMERJAVA  
SENKE UJEMA

če je  $P=1$  INVERTIRAMO BITE  
OD 2 do 5

ČETRTA PRIMERJAVA  
SE UJEMA

Operacijo lahko ponavljamo do 9 krov. Če vrednost se vedno ni ujemala po izvajanjih 9-ti primerjave, pomeni, da imamo več napak. Sled na kateri je napaka se identificira iz stvari primerjav.

Spodnje tabele kaže primerjavo med st. sledilni st. primerjav.

ST PRIMERJAV	1	2	3	4	5	6	7	8	9
PREDNO JE PRIŠLO DO SOVPADANJA	1	2	3	4	5	6	7	8	9
ERROR BIT NR. PRI FORWARD READ	7	6	5	4	3	2	1	0	P
ERROR BIT NR. PRI BACKWARD READ	P	0	1	2	3	4	5	6	7

Ker se v zgornjem primeru ujemata vrednosti vseh registror v 4-ti primerjavi pomeni da je napaka na sledi' st. 4.

### PRENOS INFORMACIJE O NAPAKI


Napaka detektiva kontroler, podatke o napaki po posameznim kanalim sestavi informacije.

## KOREKCIJA NAPAKE


Ponosno citanje automatično popravi napako na spodnjem postopku.

- READ ali READ BACKWARD ukaz detektira CRC napako.
- SENSE komanda zbere informacije o napakah na traku.
- BACK SPACE ali SPACE ukaz prenje (reviznd) trak za 1 blok.
- Request track in Error komanda posreduje 1 byte informacije na traku v MTC. V MTC je informacija o napaki shranjena v ET register.
- Read ali READ BACKWARD komanda n pravilno n posreduje na REQUEST TRACK in ERROR komando. Če je detektirana VRC napaka v MTC, n je potrebeno da boli v ET registeru invertirano in podatki o napaki n preneseno v komand.

Pri posredovanju korekciji postane vrednost v CRC registru 111010111




CRC REGISTER



## KOREKCIJA NAPAK PRI 1600 BPI

Korekcija napak pri tem nacinu uporablja kordurovski nacin za določanje sledi v hakenje napak in po ponetem bit namesto ciklicn kode. Korekcijski lahko izvedemo le zo eno sled.

Pri PE metodi se možnosti poli invertirajo enkrat ali dvakrat za vsak bit. V knjižnici: vedno dobivamo read signal iz usake sledi med read operacijo. Če je signal način pot je standardni nivo ali pa če read pult ni v prvi poziciji, potem je sled pri temih pogojih napakan (<sup>napaka na tracku</sup>). Vertikalno morajo imeti podatki lahko ponite. Če je napaka samo na enem sledi in če detektiramo byl z napakan ponite in bit na tej sledi invertira in podatki o napaki u postopev glavnemu posamezniku. Postopek korekcije je prikazan na spodnjem diagramu.



KOREKCIJA NAPAK PRI 6250 BPI

Pri tom uočimo kako će horizontalno napake biti održane slično.

BIT	SUBGRUPA A							SUBGRUPA B	
0									
1									
2									
3	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	ECC	
4									
5									
6									
7	$P_1$	$P_2$	$P_3$	$P_4$	$P_5$	$P_6$	$P_7$	PE	
T									


Predstavljene grupe imaju 7 pozitivnih bitova u ECC sistemu

Uvod beske imaju lako pariteto.

ECC nizovi su slijedom koda u sljedećim nacinom:

$$ECC = T^7 D_1 + T^6 D_2 + T^5 D_3 + T^4 D_4 + T^3 D_5 + T^2 D_6 + T^1 D_7 \quad (1)$$

$$g(x) = 1 + x^3 + x^4 + x^5 + x^8$$



$$T = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix}$$

## GENERACIJA ECC MED VPISOVANJEM

- ECC register se zbrisuje
- 1 byte + ECC  $\rightarrow$  ECC
- 1 bit shift (rotate) v desno. Če je bit  $0=1$  n biti 3-5 invertirajo.
- ECC byte dobijemo s ponovljajem sporujih [horšev] dveh  $7 \times$ .
- Določen je paritetni bit (novec ali poslednji) ki taki da je vrsta vseh bytev in ECC byte lika (to je PE)

## PROCESIRANJE MED ČITANjem NAPREJ

$S_1$  (syndrom 1) predstavlja rezultat ponovne kontrole v vsakem byte.

$S_2$  (syndrome 2) je rezultat ECC kontrole. Če ni napake lahko

$S_1$  in  $S_2$  izražimo na sleden način

$$S_1 = 0$$

$$S_2 = T^7 D_1 + T^6 D_2 + T^5 D_3 + T^4 D_4 + T^3 D_5 + T^2 D_6 + TD_7 + \text{ECC} = 0 \quad (2)$$

$S_1$  se generira na isti način kot ECC. ECC byte se vrane kot byte.

Procedura je naslednja:

- ECC register se zbrisuje
- 1. byte podstavimo + ECC  $\rightarrow$  ECC
- 1 bit rotata desno. Če je bit  $0=1$ , n biti 3-5 invertirajo.
- Drugi in tretji horši ponovimo  $7 \times$
- Končno rezultat + ECC =  $S_2$

Prepostavimo, da pride do napake na i-bitu in j-bitu. Te napake se detektirajo s pomočjo napake, kot določeni oziroma neveljivni koda. Če  $E_i$  in  $E_j$  predstavljajo vektor napake na i-tem bitu in j-tem bitu potem lahko postavimo naslednje enačbe.

$$S_1 = E_i + E_j$$

$$S_2 = T^i E_i + T^j E_j \quad \text{pri tem je } 0 \leq i < j \leq 7 \quad (3) \quad (4)$$

Z enačb (3) in (4) dobijmo:

$$E_j = S_1 + E_i \pmod{2} \quad (5)$$

$$E_j = \frac{1}{1+T^{j-i}} (S_1 + T^{-i} S_2) \quad (6)$$

glej avan 23

I... identitetna matrika

$$\text{če } M_{j-i} = \frac{1}{I + T^{j-i}} \text{ in } S_3 = S_1 + T^{-i} S_2 \text{ potem}$$

postavimo enačbo (6)

$$E_j = M_{j-i} S_3$$

(7)

če ne podlome vrednosti  $i$  in  $j$  potem dobimo  $E_i$  in  $E_j = S_1 + S_2$ .

Postopek je naslednji:

- $S_1$  se premakne v levo za  $i$  krov in potem se izvede XOR =  $S_1$ , da dobimo  $S_3$
- Izberemo  $M_{j-i}$ , ki priroda vrednosti  $j-i$
- $E_i$  dobimo z enačbo (7)
- $E_j$  dobimo z enačbo (6)

Pri čitanju novoj

$$S_3 = S_1 + T^{7-i} B S_2 \quad BS_2; S_2 \text{ pač čitanje novoj.}$$

$S_3$  dobimo s premikanjem  $BS_1$  v desno za 7 krov. Naslednje operacije so identične tistim za čitanje naprej.

#### PRIMER ZA KOREKCIJO NAPAK

BIT D1 D2 D3 D4 D5 D6 D7 ECC

0	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1
2	1	1	1	1	1	1	0
3	(0)	1	(0)	(0)	1	1	1
4	1	1	1	1	1	1	0
5	1	1	1	1	1	1	0
6	1	1	(0)	1	1	(0)	1
7	1	1	1	1	1	1	1

PERIODIČNI  
NAPAKI

PARITY  
NAPAKI

X X X X X X X X

Ker je  $S_1$  paritetni rečnik,  
ga lahko izrazimo na  
sledenč način:

$$S_1 = \begin{bmatrix} 0 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \end{bmatrix}$$

zoporedje kojega je:

Napaka je pri D1, D4 in D6

$S_2$  delocímo 12. byte: (2)

$$S_2 = T^7 D_1 + T^6 D_2 + T^5 D_3 + T^4 D_4 + T^3 D_5 + T^2 D_6 + TD_7 + \text{ECC}$$

	bit	0	1	2	3	4	5	6	7
initial		0	0	0	0	0	0	0	0
BYTE 1		1	1	1	0	1	1	1	
		1	1	1	0	1	1	1	*
		1	1	1	1	0	1	1	→
					1	1	1		
BYTE 2		1	1	1	1	1	1	1	
		0	0	0	1	0	1	0	*
		0	0	0	1	0	1	0	→
BYTE 3		1	1	1	0	1	1	0	
		1	1	1	0	0	1	1	*
		1	1	1	1	0	0	1	→
					1	1	1		
BYTE 4		1	1	1	0	1	1	1	
		0	0	0	0	0	0	0	*
		0	0	0	0	0	0	0	→
BYTE 5		1	1	1	1	1	1	1	
		1	1	1	1	1	1	1	*
		1	1	1	1	1	1	1	→
		1	1	1	1	1	1	1	→
					1	1	1		
BYTE 6		1	1	1	1	1	1	0	1
		0	0	0	1	1	1	0	*
		0	0	0	1	1	1	0	→
BYTE 7		1	1	1	1	1	1	1	
		1	1	1	1	0	0	0	*
		1	1	1	1	0	0	0	→
ECC		1	1	0	1	0	0	1	
$S_2 =$		1	0	1	0	0	1	0	*
$S_2 =$		1	0	1	0	0	1	0	→


$$S_2 = \begin{bmatrix} 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 1 \end{bmatrix}$$

bit 0  
bit 7


za  $S_1$  a  $S_2$   
Če so mi orednoti tenuke o  
ne smeta, da mi ugotovim  
podobnino polja.

Če predpostavljamo, da je  $i=3$  in  $j=6$ , potem  $S_2$  prevedemo  
v LEVO z EC vrgeno za i knot (3 knot)

$$\begin{aligned} S_2 &= \begin{array}{ccccccc} 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\ \hline & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{array} \\ T^{-1}S_2 &= \begin{array}{ccccccc} 0 & 1 & 0 & 1 & 0 & 0 & 1 \\ \hline & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{array} \\ T^{-2}S_2 &= \begin{array}{ccccccc} 1 & 1 & 0 & 0 & 1 & 1 & 0 \\ \hline & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{array} \\ T^{-3}S_2 &= \begin{array}{ccccccc} 1 & 0 & 0 & 1 & 0 & 1 & 0 \\ \hline & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{array} \end{aligned}$$



POMIK V  
DESNO



POMIK V  
LEVO

BIT	0	1	2	3	4	5	6	7
$S_2$	0	1	0	1	0	0	1	
	1	0	1	0	1	0	0	
		1	1	1				
	1	0	1	1	0	1	0	*
$T^{-1}S_2$	0	1	1	0	1	0	1	
$T^{-2}S_2$	1	1	0	1	0	1	1	
		1	1	1				
	1	1	0	0	1	0	1	*
$T^{-3}S_2$	1	0	0	1	0	1	0	

$$S_3 = S_1 + T^{-3}S_2 = \begin{bmatrix} 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 1 \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1 \end{bmatrix} = \begin{bmatrix} 1 \\ 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \end{bmatrix}$$

$$S_1 = E_i + E_j \rightarrow E_i = S_1 + E_j \pmod{2}$$

$$S_2 = T^i E_i + T^j E_j$$

$$S_2 = T^i (S_1 + E_j) + T^j E_j$$

$$S_2 = T^i S_1 + T^i E_j + T^j E_j$$

$$S_2 + T^i S_1 = \cancel{E_j} (T^i + T^j) E_j$$

$$E_j = \frac{1}{T^i + T^j} (S_2 + T^i S_1) \mid \cdot \frac{T^{-i}}{T^{-i}}$$

$$E_j = \frac{1}{I + T^{j-i}} (T^{-i} S_2 + S_1)$$

$$E_j = \frac{1}{I + T^{j-i}} (S_1 + T^{-i} \cdot S_2)$$

	T
0	10000000010011110
1	0100000001001111
2	0010000000100111
3	0001000010001101
4	0000100011011000
5	000001001110010
6	0000001001111001
7	0000000100111100

Kako dobivam maticu  
 $T, T^1, T^2, \dots, T^8$

Grana matici  $M_{j-i} = \frac{1}{I + T^{j-i}}$

$$M_1 = \begin{bmatrix} 0 & 1 & 1 & 1 & 1 & 1 & 1 \\ 0 & 0 & 1 & 1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{bmatrix}, M_2 = \begin{bmatrix} 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\ 1 & 0 & 1 & 0 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 \\ 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \end{bmatrix}, M_3 = \begin{bmatrix} 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \end{bmatrix}$$

$$M_4 = \begin{bmatrix} 0 & 1 & 0 & 1 & 1 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 \\ 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 \\ 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\ 1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 \\ 1 & 0 & 1 & 1 & 0 & 1 & 1 & 1 \end{bmatrix}, M_5 = \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \end{bmatrix}, M_6 = \begin{bmatrix} 0 & 0 & 1 & 1 & 1 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \\ 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\ 0 & 1 & 0 & 1 & 1 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 \\ 0 & 1 & 1 & 1 & 1 & 0 & 1 & 1 \\ 0 & 1 & 1 & 1 & 1 & 1 & 0 & 1 \end{bmatrix}$$

$$M_7 = \begin{bmatrix} 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\ 1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 \\ 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 0 & 0 & 0 & 1 & 1 \\ 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 1 & 0 & 0 & 0 \end{bmatrix}$$

Oponika: Vrednost za  $i=1$  in  $j$   
dobimo iz troch pointerja

Kadar je  $i=3$  in  $j=6$  n  $E_6$  izrazi na sledeni nacin:

$$E_6 = M_3 \cdot S_3 =$$

$\downarrow$  at sledi

$$\begin{bmatrix} 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \end{bmatrix} \cdot \begin{bmatrix} 1 \\ 0 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \end{bmatrix}$$

Ustrezno  
ECC  
D7  
D6  
D5  
D4  
D3  
D2  
D1

$$E_3 = E_6 + S_1 =$$

$\downarrow$  at sledi

$$\begin{bmatrix} 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ -1 \\ 0 \\ -1 \\ 0 \\ 1 \\ 1 \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 1 \end{bmatrix}$$

Ustrezno  
ECC  
D7  
D6  
D5  
D4  
D3  
D2  
D1

Vrednosti vektorja ustrezajo mestom napake v bločnih ECC, D7, D6, D5, ..., D1. Tisti byte, ki imajo enakoje napake. Sledi t 3 imo napake v 1., 3. in 4. byte. Sledi t 6 imo napake v 3. in 6. byte.

Error troch pointer-deleženija napake ne sledi:

Če hocemo izvajati horizontjo na dveh sledih moramo vedeti katera sled ima napako. Error troch pointer je rešitev pod naslednjimi pogoji:

- PHASE ERROR

Fazna razlika med vrhovi impulzov

- SKEW ERROR

Povečali skew ne sledi

- INVALID CODE

Priročat kode, ki ne spadajo v 5/6 kode v tem citanju

- TIME SENSE "OFF"

če ni poseh impulsa potem, ko je res nivo za citanje v low.

Povzrova med ECC dimenzijo in bitom

Definiramo je na naslednji način:

$$\text{STOPNJA POLINOMA} \quad 1 \ X \ X^2 \ X^3 \ X^4 \ X^5 \ X^6 \ X^7$$

$$\text{ECC dimenzija} \quad 0 \ 1 \ 2 \ 3 \ 4 \ 5 \ 6 \ 7$$

$$\text{Biurovni bit} \quad 0 \ 5 \ 6 \ 2 \ 7 \ 4 \ 1 \ 3$$

$$\text{Sterilna sledi} \quad 7 \ 1 \ 8 \ 5 \ 2 \ 9 \ 6 \ 3$$

### Drugi primeri:


Nopak na eni sledi: ECC lokala detektira in korigira nopalne na eni sledi brez track pointerja. Detekcije in korekcija se izvaja s pomnilnikjem  $S_2$  na enih mestih kot pri NRRI. sled 2 nopalne detektiramo s primerjavo med  $S_1$  in s konverzijo  $S_1$ , potem pa je biti, ki pripadajo  $S_1$  invertirajo.

Nopak na P sledi Če nopalno namesto na trasi sledi, ki nosi zapis poselje ( $S_2 = 0$ ), tedaj posvetni bit bi ustvaril  $S_1$  invertirano.

V primeru nopalne na dveh sledih in če error track pointer mora na posveteno sled potem nopalno korigiramo s izračunom  $S_1$  in  $S_2$  po naslednjih enačbah

$$S_1 = E_i + E_p$$

$$S_2 = T^i E_i$$



~~Algoritmus za recinjanje CRC mrežnici  
za polinome polinome~~

~~Putino je potreba ker obdeluje bitne bitove~~

```

CRC = 0
FOR I = 1 TO N
  IF (DATA (I) . EXOR. (CRC . AND. 1)) = 1 THEN FEED = 1
    ELSE FEED = 0
  CRC = CRC * 2
  CRC = CRC . EXOR. FEED
NEXT
  
```

serted in slot 4, connector C and D it is possible for 11/34A CPU to BOOT UP and operate normally. When connector with wire bridges is inserted to the DELTA 800 CPU it grounds the top 4 inputs to the KT-MUX and converts the DELTA 800 CPU to the equivalent of 11/34A. When running test programs this system performs as standard 11/34A. Upon the POWER UP the console device should print the contents of R0, R4, SP, PC and a prompt character (?) indicating it is ready to input command. If there is no prompt character here are following possibilities:

- 1) The CPU did not pass the GO-NO GO test. The RUN light should be ON. If the RUN light is OFF the detection of abnormal error is indicated (double bus error...).
- 2) The AVD 01-C or console device are not operational.
- 3) The TBC module is not operational.
- 4) Backplane is bad.

If there is a printout of prompt character examine location 173000. If it is possible to examine this location start at 173000. There should be another printout of registers R0, R4, SP and PC. If there is no printout the following may be bad:

- 1) AVD 01-C
- 2) TBC
- 3) D800
- 4) backplane

If there is a prompt then you can add RUP, MPC and MPE256. Now with the power on there should be a register and prompt printout. Verify that the operations as deposit and examine of memory locations is possible. Use commands described earlier in this manual. If it is not possible to check the memory locations there might be a fault in one of the modules:

- 1) MPE256
- 2) RUP
- 3) MPC
- 4) backplane

Remove the MPE256 and insert another one to the second slot of the DD 11-MK backplane. If the prompt does not appear at the power up there is probably a fault at one of the modules:


- 1) RUP
- 2) MPC
- 3) backplane
- 4) MPE256
- 5) D800
- 6) TBC

## PDP 11 INTERFACE

### ① PRENOŠI PRI KATERIH JE KONTROLER SLAVE

2 načinom da prenosimo je postavljene (dolocene; set-up) budec v kontroler, ali pa, da nadziramo status kontrolerja, PDP11 (procesor) inicira prenos v heterem je on bus master. PDP 11 procesor postavi dolocene adresu (odnosno registra v kontrolerju) na adresni bus, postavi signale COL in C1 L na ustrezne nivoje in postavi BBSY L in M SYN L.

Kontroler komponira adresni bus A0G - A17 - to je tisti del adrese, ki je shranjen v tem registru kontrolerja, 2 odresi, ki je programirano z jumperjem. To detektira enakost gre ADDR → HIGH



V odgovornosti tretji BBSYL in na SSYUL signal ~~potrebuje~~ povrati ADDR ~~high~~  
do slov PLA SLAVE signal z visokim nivojem, kar povrati interrupt mikroprogramma. Pri SLAVE low signalu so spremenjeni latch-i bus transceiverjev enablevani in sledijo podatki na PDP II podatkovnem busu. To omogoča prenos podatkov iz PDP II procesorja v kontrolerjeve registre.

C1=0 indicira prenos v smer proti PDP II procesorju  
DGATE grev low pri napadajuji ~~nivoju~~ ADDR  $\rightarrow$  High, BBSYL  
in MSYUL. To pomeni, da podatki so dano transceiverju lotchom na PDP II b. dato bus.

Ko je SLAVE high, ho voliti mikroinstrukcija, ki ne dissolvia mikroprogramske interrupt funkcije, sledil JUMP v interrupt service mikroinstrukcijo. Tocno lokacijo hi jo krmilimo z doloco 2 A01 do A03 odnesnim biti (hi specificirajo, kateri register je adresiran in z C1 bitom hi indicira v katero smer gre prenos. Torej krmiljuje prenosne mikroinstrukcije, hi izvoja prenos med PDP II podatkovnim busom in dolocenim internim registrum mikroprocesorja. Če je C=1 potem gre prenos iz PDP II bus v register. V tem primeru bo to mikroinstrukcija izvedla DBUS external source dekodirni signal, hi je potreben do prenosne podatke iz PDP II busa v lotch na notranje D00 do D15 linije za loadanje v adresiran interni register. Če je C0=C1=1, potem se prenos zavrne spodnji ali pa nano zgoraj byte poc glode na stope A00 adresnega bita.

Če je C=0 potem mikroinstrukcija ~~omogoči~~ povrati ODBUS external destination dekodirni signal, hi je potreben do se poslatje podatke iz adresiranih internalnih registerov na driver lotch slov transceiverjev.

Ne glede na smer prenosa pa mikroinstrukcija pomeni SSSYN signal. Kot odgovor na to signal

na FPLA do ISSYN v high in zaključi slave (high) signal.  
ISSYN high postovi PDP 11 SSYNL signal v optimo stanje.  
Signal ISSYN in DGATE (20 prenos v eni procesorja) sta v  
optimem stanju dokler PDP 11 procesor ne zaključi optimega  
MSYNL signala v odgovor na optimi SSYNL signal.

### DMA prenos

Vrah prenos med pomnilnikom in kontrolejem je izviroz NPR.  
Predvoj pride do tega pa mora mikroprogram prenesti kontrola in  
informacijo o pomnilniški adresi na bus receiverje. Poleg tega  
pa mora veljeti, da Če prenosimo podatkovno besedo v pomnilnik  
moramo na bus brinavati prijetji tudi podatke  
16 bitov PDP 11 pomnilniške adrese prenemo iz mikroprocesorja  
preko FBUS00 ~ FBUS15 linij na addressne receiverje.

Dva MS adresna bita in kontrolni bit CL prenemo iz mikroprocesorja  
preko FBUS03, FBUS04 in FBUS02 na brinavce  
bitov. Bit CO je hardwired in u istosmerni vrtcu v latches.

Signala **BAR** in **CTRL** brinavci oddres brinavajo v latches.  
**ODBUS** je external destination dekodirni signal ki formuli otoka  
latches dajejo s podatki ki jih spremimo na linijah FBUS00 ~ FBUS15  
iz mikroprocesorja.


Ko je informacija že v latches postovi mikroprogram NPR flag  
stavi, da je kontrolni signal **SNPR**.

Ko je PDP 11 pripravljen da izbere naslednjega bus master design NPGH  
signal. Če nima nobene nujnosti z višjo prioriteto zaledjega bus, potem spremimo  
**NPGHIN** signal. Če je **INPR** v high to indicira da ima  
kontroler NPR. **NPGHIN** povrni do u interna NPG linija postovi  
na visok nivo. Če je INPR v low se NPGHIN signal petovi  
preko vrat v NPGHOUT k naslednjemu lower priority nujnosti.

Kot odgovor na NPG high FPLA preklopni **ISACK** signal  
na high nivo. To zaključi **NPRL** signal in izda **SACK** signal  
z optimim nivojem da potrdi, iščer kontrolejši last naslednjega bus master.

Kot odgovor na SACKL signal PDP II vloží NPGH signal  
 2. ISACK n/r high FPLA preklopi IBBSY signal na vrch  
 min. kotor ktoré je BB5Y n low, ktoru indicuje že  
 prejšnúci bus master prepustil kontrolo.

PDP II BUS



31

Ko re IBBSY preklopni na high, gre BBSYL v low in BBSYV v high.  
Pri IBBSY in BBSY high in SSYN low (čevo indicira da je prejšnji bus slave kompletni prejšnjih transakcij), kontrolni FPLA preklopni **ACGATE** v low, IMSYN v high in konča ISACK signal.  
Pri **ACGATE** low je informacija, ki je bilo prijet v kontrolni adres transceiver lokaciji prenesen na unibus in v PDP moniter, ki indicira vse C1 napake.

**DGATE** signal gre v low in tem spusti podatke na unibus.  
Signal **IMSIN** (v high) gre MSYNL na unibus s priporočno izkomentirajo.

Kot odgovor na MSYNL priporočile spremine podatke hi/lo da kontroller, ali pa do ne portativna vredlo podatke hi/lo spremine kontroller, in potem poteri SSYNL v optimizacijo. SSYNL poteri SSYN v high.

Kadar predo podatki iz PDP II kontroleja, se podatki iz PDP II bodo posamezni v spremenljivem latch. Ta latch je enakljivo z **IMSIN** signalom. Zo to nameri prenos, če **WNPR1** portovan v low s priporočen SSYNL signalom iz PDP II priporočila. Ta je predvsem mikroprogram in bo je to interrupt servisiranje bendo s spremenljivimi podatki prenesen iz spremenljivih latches v mikroprocesor. Med raznovesjem interrupta in ob naredovanju **INT** in **WRNPR1R** signalov iz mikroprocesorja, spusti **CLOCKC** in reaktivira **WNPR1**. **INT** indicira, da je se cikel interrupt servis. **WRNPR1R** je mikrovzvorna verzija **WNPR1**.

Zo vrst prenos v določeno smere, reaktivira INPR flag =  $\neg \neg$  SSYN.  
Ko je SSYN v high FPLA konča IMSYN, **ACGATE** in **DGATE** in IBBSY signale po tem vrstnem redu.

Ko FPLA preklopni IBBSY v high se aktivira bus timeout funkcija. Ta funkcija omogoča zaključek prenosa in postanitev error bita ā kontroller odresira neobstoječo pomnilniško lokacijo. Če pride do tega minimum SSYNL odziva. Če je IBBSY v high za cca

15 μs potem bus timeout funkcija setira BUSTO in NXM. Kot odziv na BUSTO (high) signal pa FPLA zahajici vse pravilne signale ne da si cohola na SSYNL. Ko IBBSY preklopni na low na BUSTO resetira. Non-existent memory flag signal NXM ostane aktivna dokler ga ne resetira CLR signal iz mikroprogramme.

## BUS REQUEST / INTERRUPT SEKVENCA

Med to sekvenco kontroller izvede interrupt pdp11 procesorja in posovri interrupt vektor adreso na PDP 11 poddelkoni bus. Ta adresa pride na D00 do D15 linije urablja. Ti poddelki pridejo hot porodicu **VEKTOR** znamenje izvora delodrinskega signala iz mikroprocesorja. To vektor je nastavljen z jumpnimi.

Bus request sekvenca se začne ko mikroprocesor naloži **SINT** signal. Ta signal pride iz mikroprocesorskega kontrolnega delodriva setira **IBR** flop. Ta posovri PDP 11 BR5L linije v oktarni nivo. Standardna poslovitev jima poveva na kontrollerju konfigurira kontroller, da komunicira preko level 5 bus request linije. Vendar učinko to spremeni z jumpnimi.

Ko je PDP11 pripravljen, da se odzove na request na BR5L liniji, ustvari BG5H signal v višok nivo. Če mi nihče ne pove na visji priorteti bi bil soliterato transakcijo na busu se spremeni **BG5HN** signal. Če imamo IBR high, kar indicira da imo kontroller bus request (pending), BG5HN signal povrati, da n naloži BR5 linija preklop na high nivo. (Aje IBR low, pa BG5HN signal postopek na BG5HOUT liniji bi naslednji napori z nizjo priorteto.)


Nenamčene BG5HN linije n povrtejo direktno na priporočene BG5HOUT linije)

Kot odziv na BR5 signal da FPLA ISACK signal z nizjem HIGH. Ta konča aktimi BR5L signal in posovri PDP11 SACKL na ultim.

visor s čenjem piščane na zvonje iz bus kontrolovanje hot nosilcijski bus master.  
Kot odziv na aktiwni SACK signal, PDP 11 terminira BG'5H signal.

UNIBUS

INTERNAL SIGNALI



Ko je SACK v high, FPLA preklopni IBBSY na visok nivo, kontroliško se BB5Y preklopni v low, kar indicira, da je prejšnji bus master prehodil kontrolo na bus-n. Ko je IBBSY preklopni v high na PDP 11 BB5YL linija repet postavi v visok nivo. Sedaj je kontroller bus master.

Aje IBR, ISACK in IBBSY v high, kontrolui FPLA preveri SSVN signal v mikroprocessor, s čenjem indicira do je prevel kontrolo nad unibusom. Mikroprogram mora sedaj odgovoriti s km, do load-a PDP 11 interrupt vektorov. Adresu na bus drevanje lotch in do odda SSSYN signal.

Bus driver lotch se preverujejo podobno iz internega vodiča FBUS00 - 15 kot odziv na ODBUS signal iz mikroprocesorjevega destinacijskega dekoderja. Signal SSSYN pride iz porebrega dekoderja ki ga ima mikroprocessor.

Kot odziv na SSSYN signal, kontrolui FPLA terminira SSVN signal, preklopni DGATE signal na visok nivo, ter vrniti ISACK in posledi INTR signal na visok nivo. DGATE signal lahko povrati do frezova interrupt vektor na unibus.

INTR high signal po postovi unibus interrupt linijo na oktini nivo. Kot odziv na oktini INTRL signal, PDP II sprejme odzivo, ki je bila postavljena na podatkovni bus in postovi SSYNL linijo na oktini nivo. Kot posledica tega poje do SSYN ob  $\uparrow$  resetne IBR.

Odziv na  $\uparrow$  SSYN FPLA terminira INTR, DGATE in IBBSY signale in pravimo kontrole na PDP II busu. PDP II potem oddaje SSYNL signal in kompletno reševanje.

Če ne sprejememo SSYNL v 15μs potem bo p bit postavljen IBBSY timeout verzija izda signal NX M.

## MIKROPROCESSOR

Mikroinstrukcije se delijo na:

- a) Sekvencirajo mikroprogram
- b) 20 intervir mikroprocesorske operacije
- c) 160 kontakla

## SEKVENCIRANJE MIKROPROGRAMA

**CWR** = CONTROL WORD REGISTER

Mikroinstrukcije, ki se nahajajo v CWR se izvršuje v času CLOCK A v CWR se mikroinstrukcije upoč ob  $\uparrow$  Clock A, tako je mikroprogramski reševanje določeno z adresnim signalom ki ga v mikroprogramski pomnilnik preko CSA00 - CSA09 linij.

Sobrano lokito pride na mikroprogramski pomnilnik iz dveh izvorov: 1) mikroprogramski kontakli modul **2910**  
-> interrupt address vroto in mux.

Koder se ne izvaja interrupt, se sobira mikroprogramskoga pomnilnika določa z mikroprogramskim kontrolnimi modulom.


2910 izvaja eno izmed 16 adresnih funkcij glede na vhodno kodo, ki jo dolni preko linij I0 do I3 iz reševanja kontakape muxa



(kennilui)

Vhod v to mux je CWR literal-inhibit bit CWR39=1, podložen vhod po 20 biti CWR12 ~ CWR15 ki stoji na vstopuje na I<sub>0</sub> do I<sub>3</sub> vhode 2910.

Kadar je CWR39=0 to posuni do polje CWR0-CWR15 naslovne konstante, tedaj z eno neno izjemo pipeljemo na I<sub>3</sub> do I<sub>0</sub> vhode 1110. Izjemna nujnost, če je bila predložena mikroinstrukcija JUMP to DIVERT. V tem primeru je VECT low med prejšnjo mikroinstrukcijsko periodo, tako da je to low level signalen v VECT flip flopah ob startu tehtne mikroinstrukcijske panele. Ko je VECT signalen podeljen na lokalni I<sub>3</sub> do I<sub>0</sub> vrednost 1010 Če je CWR39=0. Kadar izhodi mikroprogramskega kontrolnega modula izvajanja control store adres (CSA) potem nih 5 clock A upise CSA+1 v programski řetezec. Tako n toliko časa dokler je izborn programski řetezec hot izvor za izhod mikroprogramskega kontrolnega modula mikroinstrukcije izvirov reaktivno. Z nujnostou do izvedene branch lokacije izhajajo izhod D, RIC, ali STK condition return



D označuje direkturi vhod linij D0 - D9. V primeru jump to D/VECT adresne funkcije takrat pripijetimo CWR00 - CWR09 na linije D0 - D9. Pri jump-to-D/VECT adresni funkciji povzroči VECT low signal, kar je vrednost veljavnega registra na katerega lokacijo kažejo CWR00 - CWR01 in jih pripijetimo na vhode D0 do D3 novando CWR00 do CWR03. Na to nasim lokalu shocimo na koncu količini 16 lokacij v toku katerih adres je specifikovan s CWR04 do CWR09 itd.

RIC je trenutna vrednost register/counterja. Pri adresni kodu 1100 je register counter nujen iz direktur vhodnih linij D0 do D9. Pri drugih adresni funkcijah koddih v testira zero status in na uporabijo za določanje adresne funkcije. V teh primerih je RIC = 0 in delrenementra.

STK označuje lokacijo STACK-a na katerega trenutno kaže stock pointer koddor uvoje BRANCH, koddih PC vrednost postavimo v stock in jo uporabljamo kot povrtno adresu. PUSH operacija incrementira stock pointer in vzriče PC na novo adresano lokacijo. STC koddih izberemo kot izvor adres z olipo brez POP operacije. POP operacija delrenemtira STK potem ko je bilo izvedeno odremovalje. Continue funkcija imo kodo 1110, ki jo pripijetimo na I3 do I0 linije takrat ko je CWR38 = 0 in ďe predhodna instrukcija ne vzbuja jump to D/VECT adresnega nujna, potem kodo 1010 izberemo popovni stock (return).

Zo včim odremnih funkcijskih kod se izvrije jump ďe je CWR10 = 1 ali pa ďe je zadoščeno testnemu pogoju, kiga specifičajo biti CWR 16 - CWR18. Biti 16 - 18 se uporabljajo za izberi 8 popojnih bitov kira v registru, ki se kaže ob vrhem  $\uparrow$  clock A spusti.

Če je **CWR11 = 1** potem se določi stock, če je izberen popovni bit ustrezno stanju "true". Če je **CWR11 = 0** potem se določi stock ďe jeberen popovni bit ustrezno stanje **FALSE**. Testnega pogoja ob koncu mikroinstrukcijske faze (N-1) se uporablja za enakomerni jump-a ob koncu mikroinstrukcijske faze N.

Vrednost lokacije v režitor fute register se uporablja

za to da se lahko izbere skok na eno izmed 16 lokacij v tabeli. Vektor register file lokacije določi informacije iz mbloov na FBUS00 – FBUS03 iz mikroprocesorja pod kontrolo mikroprogramskih 160 funkcij. V sledu je opis po signalu na odredbo CWR04 in CWR05. Ob startu vrake mikroinstrukcijske periode CLOCK A obnovi mikrovizocijski register na trenutno stanje za naslednje signali in posamezne interrupt popozije:

SLAVE, WNPRI, INIT, TRDY in RIR. Pomen teh signalov je naslednji:

LOW - AUTOMATSKO STANJE  
DE POGEN ZA INTERRUPT  
VRSTNI RED POPRIORITETI

INT. ADRS HEX

HEX  
C1 A03 A02 A01

<u>SLAVE</u>	Če je <u>IBBSY</u> v high, PDP II procesor deluje kot bus master in adresira kontrolerjev register.	3E X
<u>WNPRI</u>	Tudičir, do niso sprejeli SLAVE SYNC iz PDP II spremnika med NPA reševanjem v kateri niso podobne prenesti iz PDP II spremnika v kontroler.	3FC
<u>INIT</u>	Tudičir, do je PDP II INIT signal obtiven	3F4
<u>TRDY</u>	To je drive, ki je v stanju NOT READY in ki nima nini poskoli komando za prenike	3F5
<u>RIR</u>	Read input ready	3F6

Izhodi mikrovizocijskih registerov so vhodi v priority encoder, ki je enablevan hederje CWR35=0. Ko je priority encoder enablevan in sprejemna enega ali več aktivnih interrupt signalov, potem dobivimo na izhodu signal INT in INT. INT signal izabira izhodno vredno mikroprogramskega kontrolerja modela Z810, INT signal pa enableva interrupt vredno v multiplexer, ki doje interrupt adreso na CSA00 do CSA09.


Tisti interrupt signal, ki ima najvišjo prioriteto določa izbrano interrupt adreso. Karakter je mikrovizocna verzija SLAVE signala, zemlj. izbrana interrupt adresa tudi od stopa IBBSY signala ki identificira transakcijo v kateri je PDP II bus master in tega je kontroler bus slave. Ta popozj formira vrednost interrupta odrezeno

MSB                   LSB  
na 3EX, tjer je  $X = \underline{A_4}, \underline{A_3}, \underline{A_2}, \underline{A_0}$

mer prenos adresu kontrolovnega registrja

Kodor sta SLAVE in IBBSY do low to ponem do je kontroler bus master med request/interrupt sekvenco, ki kodor je SLAVE high in če je aktiviran hoten issued low priority interrupt signalov, v tem je interrupt adreso 3FY. V tem primeru je Y dolocen A0 A1 A2 izhodi iz nulinjst enkoderja.

## INTERNE OPERACIJE MIKROPROCESORJA



DBUS BIT	D15 D14 D13 D12	D11 D10 D9 D8	D7 D6 D5 D4	D3 D2 D1 D0
FBUS BIT	03 02 01 00	15 14 13 12	11 10 09 08	07 06 05 04

CWR	SELECTED SOURCE	CWR	FUNCTION	CWR	DESTINATION
38 37 36	R S	34 33 32		30 29 28	.
0 0 0	A Q	0 0 0	R+S	0 0 0	Y → FBUS, Q
0 0 1	A B	0 0 1	S-R-1	0 0 1	Y → FBUS
0 1 0	A Q	0 1 0	R-S-1	0 1 0	Y → B, A → FBUS
0 1 1	Q B	0 1 1	RVS	0 1 1	Y → FBUS, B
1 0 0	Q A	1 0 0	R&S	1 0 0	Y → FBUS, Y <sub>i</sub> → B <sub>i-1</sub> Q <sub>i</sub> → Q <sub>i-1</sub>
1 0 1	D A	1 0 1	R&S	1 0 1	Y → FBUS, Y <sub>i</sub> → B <sub>i-1</sub>
1 1 0	D Q	1 1 0	R+S	1 1 0	Y → FBUS, Y <sub>i</sub> → B <sub>i+1</sub> Q <sub>i</sub> → Q <sub>i+1</sub>
1 1 1	D 0	1 1 1	R+S	1 1 1	Y → FBUS, Y <sub>i</sub> → B <sub>i+1</sub>

Carry input = log "0".

↳ shift up operacije u enakim end around carry iz  $Q_{15}^{215}$  no  $Q_0$  hot  
odav na CWR 28 high.

↳ shift down operacije u enakih je hardwired Ø no  $Q_{15}^{215}$  hot  
odav na CWR 28 equal low

CPLB je clock no less significant byte section

CPUB je — " — more — "

OS prenosu iz PDP11 r interni mikroprocesor sto CPLB in CPUB  
mikrova. Med byte transferom po rovnostju med signalom  
CO (high) in BYTE low posredci do sto CPLB in CPUB valutima  
glede na status AO.

Med prenosom po unibuse to PDP11 deluje hot bus mestec  
CO high indicira single byte transfer. Mikroprogram vredno  
BYTE low signal. AO je LSB odren na unibusa. AO=0  
identificira prenos spodnjega byte in je uporabljaj za  
mikrovarje CPUB

AO=1 identificira prenos spodnjega byte in je uporabljaj za  
mikrovarje CPLB

## 1/0 DECODER

Izvodi 3 dekoderje ki dejajo signalce za izvajanje konkretnih funkcij  
dipale svitevoj izvajanje izvora in ponore.

External control functions dekoder:

CWR 19B17 16 LOW ACTIVE

1 0 0 0	<u>BYTE</u>
1 0 0 1	<u>SSSYN</u>
1 0 1 0	<u>SUPR</u>
1 0 1 1	<u>SINT</u>
1 1 0 0	<u>FICLR</u>
1 1 0 1	<u>CLRIR</u>
1 1 1 0	<u>GENCLR</u>
1 1 1 1	<u>WRST</u>

## EXTERNAL SOURCE DECODER

CWR 39222120

1 0 0 0	<u>VECTOR</u>	PDP-11 interrupt-vector source
1 0 0 1	<u>DBUS</u>	receiver izhodi iz PDP-11 podatkovnih transceiverjev
1 0 1 0	<u>WDATA</u>	Write data buffer reg.
1 0 1 1	<u>RDAT</u>	Read data buffer register
1 1 0 0	<u>NSFTL</u>	Nibble swap gates
1 1 0 1	<u>TSDTA</u>	Tape drive status gate
1 1 1 0	<u>PEDOS</u>	Phase encoded data gates
1 1 1 1	<u>MDDTA</u>	Mode data gates

## EXTERNAL DESTINATION DECODER

CWR 31262524

1 0 0 0	<u>OSREG</u>	Vector register file
1 0 0 1	<u>CTRL</u>	PDP-11 Control transceiver driver latch
1 0 1 0	<u>WD REG</u>	Write data buffer register
1 0 1 1	<u>BAR</u>	PDP-11 address transceiver driver latch
1 1 0 0	<u>TCREG</u>	Tape control register
1 1 0 1	<u>MDREG</u>	mode register
1 1 1 0	<u>ODBUS</u>	PDP-11 data bus transceiver driver latch
1 1 1 1	<u>PWST</u>	Phase decoder FIFO control register on PE option board.

## TAPE DRIVE INTERFACE

### MODE CONTROL, TAPE DRIVE SELECTION AND TIMING

Eden izvede stisk tape drive-ov in razlicnih parametrov so v mode se specificira z besedilom ki ustreza opisju v mode registeru z nizko-nizko signalom.

To besedilo uporablja ne spornih byte output linijah nizko-nizko.

FBUS 08 → FBUS 15 in u opisu v mode register hot oddir na

MOB MD REG signal iz nizko-nizko.

FBUS 15      SCI } tibiti kontrolnega PDP-11 CO in C1 linije indicirajo mer  
FBUS 16      SCO } prenove podatkov, koder kontroller ije vlogo bus master napove.

FBUS13 DES Kader je obtvoren NRZI nacin t. k. biti dolozaji postoto zapin

FBUS12 DE8 no trah

DE8 DES

0	0	7 sledi	200	BPI
0	1	7 sledi	556	BPI
1	0	7 sledi	800	BPI
1	1	9 sledi	800	BPI

di 7 troch NIBBLE nacin.

FBUS11 O/EPS 0=odd parity, 1=even parity

FBUS10 HID za 1600BPI phore-encoded/800BPI, NRZI drive

HID = 1 specificira 1600BPI phore-encoded nacin.

FBUS09 SE1 } Tape drive selection bits

FBUS08 SEO }

Tape PROM deje nizkole, ku kontroliroju nacin, tape drive seleciju in  
tracing. Stavice izmed petih odnosihi bitov ku ostopeju v PROM-u:

SEO, SE1, DES in DE8 (to je biti iz mode registrova. Peti odnosni bit  
je vhod v PROM-ic (PE) = HID +  $\overline{NRZS}$ , kjer je HID  
bit iz mode registrova, NRZS pa je krmiljen iz PE kartice.

Frekvencu 48 CLK signala je določeno s petimi PROM-ih vpadi,  
ne  $\div 2$  flip-flop in oscilator/kotni multiplexor, ku določa  
frekvenco 48 CLK signala. Ta signal, ku se uporablja na  
Phore encoded option kartici, mora biti 48 ~~bit/s~~ kot  
bit rate, kader je phore-encoded nacin obtvoren.

48CLK signal deje rate vpad v programom delu kartice  
ki deje nizkole TAG TG A PCLK in WRSTBCLK  
signale.

TGAPCLK je uporabljena debloj GAP ne trah.

Znosa 4X bit rate za NRZI nacin

8X — " — PE nacin

WRSTBCLK je clock vhod na write strobe logika in znosa

2X bit rate za NRZI nacin

4X — " — PE — t —

Konstante so delujejo doje 8 nprudor = 12 C16 posame. Oba signalna TG A PCLK in WRST B CLK sta odvisna tako od programiranega delilnega poltora, let od 68 CLK romenja.

Bit rate je produkt hitrosti trakov in gostote posame. Vrah izmed 4 tape drive enot deluje s fizicno hitrostjo. Pravni so programirani dolvod, zberemo dolocen tape drive in doloceno portalo kopijo dolimo bit rate ki je produkt hitrosti izbranega drivna in izbrane portale.

Druga konstanta vrakega tape drive je format zapisa 7 sledi: 3 sledi. Eden izmed pravnov doje 7TRK signal ki identificira format zapisa ki je nivo posameznih drive. Ta signal se uporablja kot bit v TAPE DRIVE STATUS WORD, kjer lahko naredimo eno z mikroprocesorjem. Drugi izhodi so P0204-a (kislužjo za izbrano nivo), in uporabljajo kot biti v MODE WORD-n, kjer lahko črto mikroprocesor. Ta funkcija pre ne MProc. input dato bus lahko D00-D11 kot odgovor na MDDTA signal z mikroprocesorja.

BITI NA D-BUSU      3 BIT

D11      SEL1      izbranje tape drive 1

D10      SEL2      "                  2

D09      SEL3      "                  3

D08      SEL0      "                  0

D07      NR2S      N221 nivo izbrane signalne izbrane tape drive-a preko PE kartice

D06      IBM PK      zo 9 slednim formatom, specifično da je zapornji byte vrake ročno in vrake karne vpravljati ob pozitivnem 1. naku na traku spodnji byte posr. drugi zvezni trikotni

D05      NIB MODE      zo 7 slednim formatom, specifično da je vrake karne vpravljati ob pozitivnem 1. naku na traku (običajno v črto) z usklj.

D04      (DATA LOST)      Med čitanjem traku moj izgubili podatke nad nivo pro. requestom kar pa nismo moremo vrniti (ta signal dolguje ob tape read funkciji)

D03      1600      izbranje 1600 bpi PE nivo

D02      SPD2      6 je most significant bit hitrosti trakov

D01      SPD1      (MSB-1) tape speed

D00      SPDO      LSB bit hitrosti trakov

SEL0 do SEL3 signali grelo na drevje ki konstantno iskrivljajo signalov zo 4 tape drive enate (SEL0 do SEL3). Normalno so SEL0 do 3

započedno delodirje se SEL do SEO vrednosti 00, 01, 10, 11. Prav tako je programirano tako, da doljno dvojnico reševanja med SEL - SEO rednosteni in SEL0 do SEL3 signali. Ustrezni prikazni in izhodni logični triagi drive (SEL - SEO) razlikujejo od izhodne fizичne triagi drive enote, ki jih dajejo SEL0 do SEL3 signali. Trenutno metodiko zamenjujejo, s katero lahko naložijo SEL0 do SEL3 signale na (SEL0\*) do (SEL +) toko do tistih signala preddelovaljajo logično izhodno kolovo.

Izhodni signal iz PE ENB gre na PE kontrolno in spremenljivko PE za natančno delovanje.

HIDDEN gre na driver hi kontrolija PE/NRZ linijo na triagi drive.  
Izhoda 1600 BPI PE / 800 BPI NRZI dure.

Write strobe logika je aktivira ko gre **WOR** signal v high, kar pomeni da je značajno pisanje v izhodnem registru FIFO za kopis značajka. To je konifikacija OUTOUT ready signala FIFO registratorja. Če WOR high v času  $\overline{\text{WRSTBCLK}}$ , potem doljno ARCLK pulz, ki mu sledi WRSTB pulz za vsake dve WRSTB CLK impulsi.

**ARCLK** je uporabljena za prenihanje znaka iz izhodnega registratorja FIFO vezje v register hi kontroli podoblikovne triagi drive enote

**WRSTB** potem stroba značajke na triagi drive enote.

(za PE metodo imamo prenos 2 znakov in med značajki prenos potrebuje dve WRSTB impulsi). (Prvi podoblik je preverjen v prav polovici v drugi polovici pa je preverjen komplement. To generira formu kodiran obliko. Z uporabo, da doljno dajejo prenos hitrost je večji z  $\overline{\text{WRSTBCLK}}$  izhodno 4x bit rate za posamezno natančno triagi delovanje pa je)

Ko postopimo z drugi znak zapisu na triagi drive je WOR low v natolednjem  $\overline{\text{WRSTBCLK}}$ . To prepriča write strobe logika


dobi dala WRSTB niz. Če je PEEMP low, kar indicira, da je NR21 učin aktiven, potem write ~~operation~~ <sup>čas</sup> reaktion napake UARS to, e input z vrednostjo write operacije.

Kodor je enostavna z DGIN iz tape kontrol registera tedaj da logika hi detektiva GAP akumulira sestevki TGAPCLK inputov, ki so se pojavili med razorednjici RDSTB inputi. Pri NR1 nizom GAP v dolžini 3 bitov omogoča sestevki do 12, kar pomeni da = naslednji TGAPCLK aktivira TGAP. TGAP potem ostane reaktiv do konca mikroprocesorja ne reaktivira DGIN. Logika za detekcijo popa deluje na identični učin trakti v prvem PE zato da ne funkcijam impulsi pojavijo 8X bit rote to pomeni do 2 sestevki 12 akumulirajo v <sup>časih</sup> ~~časih~~ <sup>čas</sup> po ~~čas~~ vsebine perioda.

## TAPE CONTROL IN STATUSNI INTERFACE

Kontrolne linije v tape drive grejo preko tape control register in driverju. **TAPE CONTROL REGISTER** se loads iz linij FBUS00 ~ FBUS07 kot odgovorno TC REG signal iz mikroprocesorja

		<small>CONTROL DRIVER OUTPUT</small>	
FBUS07	D/PS	<small>BIT</small>	dato/parity selektor. Deloča izvor poravnati in zmanjša trakti med operacijami na trak. Če je D/PS=0 niz obroča iz poravnovanega generatorja Če je D/PS=1 niz obroča 3. podstavki let je write buffer register.
FBUS06	DGIN		Data gate signal enablije tape read funkcijo na PE kartici in popolnjuje
FBUS05	OVERLINE		Overwrite signal na tape drive, to signal pomeni da tape drive izklopi tok za upravljanje, kot aktiv na WRITE AMPLITUDE reset signal da prepriča brzine naslednjega zapisa pri edinstvenju.
FBUS04	WRITE	WREN	Write nalogi za PE operacijo kartice za write operacijo WREN vkljuti upravljanje tok.
FBUS03	OFF LINE		pomeni da pre izbrani tape drive v offline
FBUS02	REW		Pomeni da se izbrani drive premje v loadpoint pozicijo.
FBUS01	SREV		Reversal motion komanda
FBUS00	FORWARD	SFWD	FORWARD nalogi na PE kartico za premje v naprej. SFWD je forward motion komanda na izbrani tape drive



2. citanje statusa tape drive enote, mikroprocesor pososi TSDA signal LOW  
 To omogućiti tape drive status invert vrednost, u dojce status tape drive enote  
 na linije D00 do D07 na D10.

#### TAPE DRIVE

D BUS BIT STATUS BIT

D10 (EOT)

Bit izlazak je EOT flip flop. Ta flip flop u ulazu je odnosno je oblikovan  
EOTS signal je tape drive enote. Iznimka je je uvek dodeljivan odgovarajućim brojem u redoslijedu  
 koje je u EOT postavljen, clock impulsom ostvareni učinkovit učinkovit je poslov  
 CLR kod odziva na GENERAL komande.

D07 UXM

Non-existent memory flip flop u PDP11 interfejsu enote.

D06 ONLNS On line signal je izlazni signal tape drive

D05 BOTS To je početak tape signal za izbranog drive.

D04 TRK tape track signal je izbranog drive enote

D03 SPDS Speed status signal

D02 FPRS File protect status

D01 REWS Rewind status from selected tape drive

D00 RDYS Ready signal je — — —

Mikroprocesor dobija precizna pozicije signali odlje end of file  
 informacije iz PE kartice. Ta informacija je u opšti uo  
 podatkovne linije D00 do D11 kod odziva na PEDOS signal  
 je mikroprocesor

D11 D10 D09 D08 D07 D06 D05 D04 D03 D02 D01 D00

PEMULDO PE ALDO PE EOF PEDOP PEDOO PEDO1 PEDO2 PEDO3 PEDO4 PEDO5 PEDO6 PEDO7

multi channel dropout L not used end of file

dropouts of individual channels.

#### TAPE READ FUNCTION

PEOPT signal je sprejme je PE optičke kartice. Ta poslov PEOPT učinkovit  
 in direktna tape drive read data vrednost. To dopušta read data strobe,  
 read strobe in NR21 izlazni signal, da je sprejmejo na RD B0-RD B7,  
 RD BP in NR25 linije okolo PE kartice.

Vrh READ STROBE IMPULZ na RDSTB liniji spajaju podatke na RD B  
 in RD B0-RD B7 linijah u READ DATA BUF RDG in ustra  
 read input ready flag RIR na low. RIR low do interrupt  
 mikroprocessoru. Putnu, hi servisira ualarmit prec to Read data

buffer register in reactiva DIR signal na HIGH. To funkcijo izvedejo mikroprocesorji signali TRDTA in CLEAR.

TRDTA postavi read data buffer register na linije D00 do D08 in postavi hard wired 0 na linije D09-D15.

## TAPE WRITE FUNCTION

Med upicovanjem na trik u arh zneh prenese iz mikroprocessoja preko FBUS-a v write data buffer register s signalom WD REG iz mikroprocessoja. Write data buffer register imao spomin za 9 bitov (FBUS 00 ~ FBUS 08). 8 least significant bits predo v PARITY CHECKER in v FIFO. Če je DIPS signal iz kontrolnega registrja v LOW in hot dueti bit ravne bit iz parity generatorja in nato vodi v FIFO. Kotri izhod iz parity generatorja vsebuje zorni od signala O/EPS iz MODE REGISTRA. L1H je O/EPS LOW, SOD je O/EPS HIGH. Če je DIPS high potem je dueti bit izhod iz write data buffer registrja za upis v FIFO. Poleg izhira bita izvora za 9 bit lahko mikroprogram kontrolira tudi polanjeto le-tega. Ko je mikroprocessor signal TWDTA high (neaktiv) je izhodi 8 bit invertirani, če je LOW pa neinvertirani. To omogoča uporabo za generacijo all zero preamble in postamble znakov.

Deventi bitovi, ki jih lahko pripeljamo na FIFO in lahko prečito v mikroprocessor preko WRITE DATA TO D-BUS vrat. To vrata enoblašča low TWDTA signal. Mikroprocessor podobno kot tij poti za računanje CRC vrednosti.

Kodor je vstopni register v FIFO post natančno FIFO da WIR signal. Mikroprocessor potem izde WRST komando ki je potreba za loadanje FIFO vrati. WRST signal je dolg  $\frac{1}{4}$  clock perioda in podolžno na dolino 1 clock periodo z upiram v register, kar nato update z vratom  $\uparrow$  prelomom clock signala. To podaljšeni impulz, ki se pojavi na WS1 liniji u prijelič na SI vhode FIFO modelle za upis v FIFO vložiti register.

Ko je zvezek vpisov v FIFO napačno nato izhod. Ko zvezek pride v izhodni register FIFO enote in **WOR** nujen preklopni v high. WOR se uporablja v Mode control in timing logiki za enostavnejši prenos zvezka iz izhodnega registrja FIFO enote v write output register in sledilca zvezka v **TAPE DRIVE** enoto. Prevoz nizvede kot odgovor na AR CLK inupta iz Mode control in timing logike. Teme sledi WRSTB inupta ki je poslane v **WRST** linijo **TAPE DRIVE** enote.

Ko je AR CLK preklopni v high, in WOR nujen resetna na low. Ko je AR CLK vrnje na low nivo morajo zvezki, če pa pisanje napačno v izhodni register FIFO enote in WOR nujen preklopni v high. Dahler in v FIFO registrju ne volja zvezki in ti s pisanjem hibnosti prenosa in write output register in v sledilco in tisoč enote s hibnostjo prenosa ki vstreljata hibnosti kolcu in portovi paralela.

Ko je WOR low o času, ko bi moralo priti do vpisa navednega zvezka v izhodni register, in write operacija konča. V tem primeru <sup>20</sup> NRZI nacini vstreljivača ~~WADS~~ spremembu WADS inupta se raztegneje write operaciji. WRST <sup>reset</sup> inupta pride iz mode control in timing logike v času ko bi morali spregeti WRSTB inupta. Ta inupta izvaja **WADS** linijo na tape drive.

Mikroprocesor naredi WRTE charater FIFO in naredi **FIFCLR** komando. **FIFCLR** nujen, ki je podprt s clock inuptom priključen na WRITE CHARACTER FIFO na **FIFOCLR** linijo. **FIFOAR** vrne vse informacije v FIFO in portovi WIR nujen na high nivo in XOR nujen na low nivo. WOR ostane v low drahler in nov zvezek ne upira v FIFO in napogita do izhoda.

Podeljen nujen je teoli **GENCLR** (tudi **CLR** in **PERST** linija) Ob vklapni R-C verje da nujen na **CLR** / **PERST** in **FIFOCR** linije je inicijalizirajoča komando.


# UNIBUS CONTROL LOGIC (8647 unibus protocol chip)

1) Signali podeljujući direktivo na unibus linije:

BUS NPR L	BUS SACK L
BUS REQUEST L	BUS BBSY L
BUS GRANT IN H	BUS SSYN L
BUS GRANT OUT H	

2) Signali podeljujući glide no novou verziji:

REQUEST L	INIT H
MASTER CLR H	CLR SACK ENB L
STEAL GRANT L	SACK H
MASTER L	



Request L generira master nopravo. Stanje, kome ga postavi u L ne znači PRIORITY TRANSFER sekvencu. Ko je enkodiran, moraju REQUEST L negativni u razpet postaviti preduz zatimemo naredišći članek. (MASTER CLR H u mreži u mreži GROUND, negativno u mreži u mreži u mreži bus master in mreži dojeli BUS BBSY L). Pri receptivnom SACK flip/flop u postovi BUS REQUEST L.

Naprava ne more značiti sekvence za prioritetni

prenos če je že bus master, kar morata biti BUS BBSY L in BUS SACK L negativno predvojno posredno posredno BUS SACK L. Nopnora negira BUS REQUEST L kadar postavlja BUS SACK L.

BUS SACK L mora biti postavljen istosimno ali pa preden je BR ali NPR negiran.

Stanje BUS BBSY L dolgoča ali je nprjet BUS GRANT IN H napoveden skoraj vezje, da blokira.

Če je BUS BBSY L včas nopravo sprejme grant in ga blokira tako da ne gre k drugim nopravam. V tem primeru noprava zeli postoti naslednji bus master. Če je BUS BBSY L v High grant posredno v naslednjo nopravo in v tem mestu vnaprej nivoju.

BUS GRANT IN H pravi tako grant in steal grant flip flop.

Če je postavljen BUS REQUEST L je TAKE GRANT flip flop retiran, če pa je druga noprava postavila BUS NPR L in STEAL GRANT L in retira steal Grant flip flop.

Kontrolni flip flop je retiran to določilo bus grant driver, grant se sprejme in soč FF in zbra. = zahodničko DZ. Ta zahodničko omogoča do nivoja tako grant in steal grant določi časa, da n oddanejo ne ~~do~~ BUS GRANT IN predvojno in nivoi SACK flip flop.

7) BUS SACK L je postavljen. To omogoča arbitraciju da negira grant 75 ns potem in BUS REQUEST L se negira.

BBSY flip flop se retira ko so izpolnjeni popoji za clock input in ko so BUS GRANT IN H, BUS SSYN L in BUS BBSY L ve negirani.

8) 9) BUS BBSY L in MASTER L so postavljeni. BUS BBSY L določja bus dokler master ne izvede podobnega ali interrupt prenosa. MASTER L je signal, ki ga lahko uporablja master do spomini prenos podobnik ali pa interrupt reševanje, uporabljajo pa lahko za enakovanje

početnih podloženih linij in za bus interrupt.

Kadar ugovor, ki je zeleno prenos k temu zahajti, postavi MASTER CLR H [14]. Ko sto posloženo da MASTER CLR H in BUS SSYN L (korporativni do nje prenos zahajil), u BBSY flip flop resetira. To ugovra MASTER L in po 80ms (Delay D4) ugovra BUS BBSYL.

CLR SACK ENABLE je določeno očimben.

INIT H direktno briše BBSY in SACK flip flop in je BUS GRANT ugovor.

8647




Figure 1-34 Unibus Control Logic Example

**BR**

Bus request sprosti možnost hodnotit, je potřeba učinit. Interrupt enable je bit v kontrolem na statusu registru nepráve. Kodor je INT ENB H i INT H u poslední REQUEST L. To znamená, že bus priority různost se vztahuje.

Ko nepráve správce grant, u poslední MASTER L je možné učinit různost se vztahuje. Master neguje REG SELECT L u INL u dvojicích D 00-01 a D10-15.




Figure 1-35 Bus Request (BR) Device—One Vector Circuit


1 2 3 4

SEL vchod v MUX 0 neaktivní grant  
+ — A — B

Později MASTER L

- 1) enable vchod v BUS INTR. driver 8881
- 2) Aktivace SEL vchod v mux
- 3) Aktivace ENB 2 (už je koncovým krokem D 001001)
- 4) Po zadání enable vchod v BUS INTERRUPT INTR driver.

PERIFERIJA




PROCESOR

PROCESOR ALI  
DRUGA KAPACITATNA  
NA BUSU

+S BBSY

BUS INTR L u postavi potem, ko so transakciji enobliknici. Interrupt vektor u postavi pred BUS INTR L




Ko procesor sprejme BUS INTR L shrubira vektor z D linij na posledje BUS SSYN L

Napoved udej izvede:

- 1) Sprejme BUS SSYN L
- 2) Negira MASTER L terminira vektor in BUS INTR L in po
- 3) 80ns negira BUS BBSY L

Uporaba strobljaj zapoljuje, da sto oka: BUS INTR L in D(02-09) negirane v 80ns potem ko je prvo olo MASTER L negacije. Ure postavljeni časovi so bili negiranje hodor, ki negirajo BUS BBSY L. To omogoča zahajicih interrupt reševence.





# NPR

Periferija  
MASER


PROCESOR

Druge naprave  
ne unibarze



Kdor je zahteva NPR prenos, naprava, ki zahteva prenos izda NPR REQ L. Arbitrator preporoča ta request in izda NPG. Naprava ki zahteva request blokira grant, ki posira dozvoljeno enoto v naslednjo napravo in vrnje ne eno grant signalom BUS SACK. Ko je bus SACK postavljen arbitrator napačno grant in prenese v arbitražo. Naprava ki je zahtevala prenos spremeni negotijo BUS BBSY L, BUS SSYN L in BUS NPR H. Potem postavi BUS BBSY L

TA MODRÁ BITT V L  
VÍSE DOKLADATEL  
TRADAT PREVÁDZKOV  
REDAKCIÓ



Ob transfer complete BBSY FF n resetira  
Negira u MASTER L in 80ns končuje se BUS BBSY L

in s tem postane bus master. Kot bus master piše s prenosom podatkov.

NPR MASTER L se postavi istočasno kot BUS BBSY L. NPR MASTER L  
se uporablja za pogajjanje z mešnjega veja. Generira lahko podatki in odsek na določenem mestu, generira lahko MSYN L ...

To je prenos podatkov zaključi in kontakto nad busom zaključi z negiranjem INIT H in NPR REQ L signal. To signal moramo zapet postaviti če želimo naslednji prenos. NPR REQ L je direktno povezan na INIT H signal. Ko postavimo request mora postaviti postavljeni dolžek se prenos podatkov ne konča niti u nadzor nad busom prepreči zaključek.

STEAL GRANT FF je disabljivan STEAL GRANT L = +3V



Negacija bus sack lahko prenesemo če potrebujemo vec hot en podatkovni cikel. CLEAR SACK ENB je na high dolžek ne želimo zaznati bus cikel; Npr če prenosimo 100 NPR podatkovnih ciklov je to whole or high dolžek in ne konča 99 podatkovnih ciklov. Ob koncu 100 prenosov po dolži bus možemo z mešnjim prioriteto.

CLR SACK ENB je verou no jed toliko da so vseh request uvedeno en sam prenos.

Interrupts we moremo morendti & nequoro li postone bus master o NPG relevanti. Pri vecini NPG optimizoj je zohlyicne trutnje NPG relevanti sledi interrupt. Te interrupt se lahko uporabi da se obvesti procesor da je NPG prenos zohlyicen ki pa do je prijelo do napole pija prenova podatkov.

## UNIBUS TIMING

LINIE NA UNIBUSU:




HERE IS X

10

NPR


NPQT



zo single word transfer master ujira SACK token ko poset  
tani BBSY

BRT

BRT



BRR

BGT

SACKR

75ns

če je to  
čas 5-10  
ms potem  
in BG

ujira automatsko

## ① DATI

### a) CONTROLER JE MASTER

ACGATE modpre ob BBSYT, zapre ob MSYNTR

DGATE ZAPRT

### b) CONTROLER JE SLAVE

ACGATE JE ZAPRT THZM

DGATE modpre ob MSYNR, zapre ob MSYNR

$C_1 = 0$

RDY

## ② DATO

### a) CONTROLER JE MASTER

ACGATE modpre ob BBSYT, zapre ob MSYNTR


DGATE modpre ob BBSYT, zapre ob SSYNR  $C_1 = 1$

### b) CONTROLER JE SLAVE


minusno signalov je podvzgajec na vseh

POSEBNI POGODI


Položke morej program upravi v TRANSCVTER LATCH



**DATI**



**DATO**



SLAVE = BBSY · MSYN · ISSYN · ADDR · SSSYN ✓

✓ IBR · ISACK · IBBSY · SSSYN

T Y288

T 288 C,A

ISSYN = BBSY · MSYN · ADDR · SSSYN + MSYN

✓ BBSY · MSYN · ISSYN · ADDR

DGATE = BUSTO · IBR · C1 · IBBSY · BBSY · SSYN ✓

✓ BUSTO · IBR · C1 · IBBSY · BBSY · MSYN ✓

✓ BUSTO · IBR · IBBSY · BBSY · SSYN ✓

✓ BUSTO · IBR · IBBSY · BBSY · SSYN · DGATE

✓ C1 · BBSY · MSYN · ADR

ACGATE = BUSTO · IBR · IBBSY · BBSY · SSYN ✓


✓ IBR · IBBSY · BBSY · MSYN


IMSYN = BUSTO · C1 · IBBSY · BBSY · ACGATE · SSYN ✓

✓ BUSTO · C1 · IBBSY · BBSY · ACGATE · SSYN

INTR = BUSTO · IBR · IBBSY · SSYN · DGATE

Logic Diagram PAL16L8





RAZMES TWIST ROM-ov

	PIN E 6,5	D 6,5	C 6,5	B 6,5	A 6,5
E6,5	7 CWR 00	CWR 08	CWR 16	CWR 24	CWR 32
8	CWR 01	CWR 09	CWR 17	CWR 25	CWR 33
9	CWR 02	CWR 10	CWR 18	CWR 26	CWR 34
10	CWR 03	CWR 11	CWR 19	CWR 27	CWR 35
12	CWR 04	CWR 12	CWR 20	CWR 28	CWR 36
13	CWR 05	CWR 15	CWR 21	CWR 29	CWR 37
14	CWR 06	CWR 14	CWR 22	CWR 30	CWR 38
15	CWR 07	CWR 15	CWR 23	CWR 31	CWR 39

PODNOŽJE ZA 2716

27 527

22 pvn

1 + A3	V <sub>CC</sub> - 22
2 + A4	A <sub>2</sub> + 2
3 + A5	A <sub>1</sub> + 20
4 + A6	A <sub>0</sub> + 19
5 + A7	E <sub>1</sub> + 18
6 + A8	E <sub>2</sub> + 17
7 + Q0	C <sub>P</sub> + 16
8 + Q1	Q <sub>7</sub> - 15
9 + Q2	Q <sub>6</sub> - 14
10 + Q3	Q <sub>5</sub> - 13
11 + GND	Q <sub>4</sub> - 12



PIN  
9 + D<sub>0</sub>  
10 + D<sub>1</sub>  
11 + D<sub>2</sub>  
13 + D<sub>3</sub>  
14 - D<sub>4</sub>  
15 - D<sub>5</sub>  
16 - D<sub>6</sub>  
17 - D<sub>7</sub>

PIN  
8 + A<sub>00</sub>  
7 + A<sub>01</sub>  
6 + A<sub>02</sub>  
5 + A<sub>03</sub>  
4 + A<sub>04</sub>  
3 + A<sub>05</sub>  
2 + A<sub>06</sub>  
1 + A<sub>07</sub>  
23 + A<sub>08</sub>  
22 - A<sub>09</sub>  
19 - A<sub>10</sub>

24 + +5V  
12 + GND  
18 + CP

# CIPHER streamers

GCR

emergency supply from London

900 K Vacuum tape drive

910 75 IPS 920 125 IPS


<sup>DIMENSION</sup>

PROMATOR per DRIVE unit to je 20 %cene

Potřebuje se interface mezi CPU a DROVE

**Microstreamer** signal promator

ANSI IBM compatible



RE INSTRUCT TYPE

COMMAND  
RE INSTRUC  
TYPE

[DATA]

[DATA]

1.2 inch interrecord gap

Interface to mainframe:

PDP 11 / LSI 11

RS 232 C


VAX 750

IBM SERIES 1

DIALOG coupler


DV132 disk tridi no

VAX in



# KONEKTOR NA TAPE UNIT



S STRANI KONTAKTOV



BERG Y

- 1 GND
- 2 OVERWRITE (-)
- 3 FWD/STOP (-/+)
- 5 DENSITY SELECT (HIGH)
- 7 REV/STOP (-/+)
- 9 REWIND (-)
- 11 WRITE PERMIT (-)
- 13 HIGH DENSITY STATUS (-)
- 15 ON LINE & SELECTED (-)
- 17 REWINDING STATUS (-)
- 19 FILE PROTECT STATUS (-)
- 21 BOT STATUS (-)

8, 10, 12, 14, 16, 18, 20



## REWIND &amp; REWIND OFFLINE COMMAND EXECUTION

ADR OSE

05E CUR 1000 0000 V AMTC → AMTC D1  
 05F 0 + TSDTA → Breg, FBUS, TEMP 2 D1  
 060 <sup>INTERUPT  
ENABLE</sup> 10 0000 & ATEMP2 → YOUT D1  
 061 IF FBUS = φ JMP REWOF (67) D1  
 062 JSR EOTM (2F) D1  
 063 1000 0000 0000 0000 V AMRL RCC RCC D1  
 064 100 + 0 → FBUS, TCREG  
 065 10 LDCTR (národní rep. číslo 2910)  
 066 RPCT (číslo v záhlavi)  
 067 JSR EOTC1 (2B2)  
 068 JSR UTPS (022)  
 069 10 & AMTS → FBUS  
 06A 0 & AMTS → FBUS JMP (2CA) END2  
 06B 1000 → TCREG  
 06C 10 LDCTR  
 06D 0 → RCRC, RPCT (číslo v záhlavi)  
 06E 0 → TCREG JMP (2CA) END2

BAD TAPE ERROR se postaví o následující průměr

ADR	ROUTINE	KONTROLIRÁSE	BIT
178	MTS = AMTS OR 100	WRITE PROTECT CHECK	AMR2 & #2000 ID BURST
22E	CHARACTER TIMER SUB	-" - #8000 1 CHAR PRE	
280	END OF FILE ROUTINE 2	-" - #4000 SPC REV (pace ctrl)	
2FD	READ - READS PE ID BURST	-" - #2000 ID BURST	



BOOT FUJITSU DISKA 2 DIAGNOSTIKO :

NA TERMINALU SE POZAVI 177 77707 .... 165714


&gt;&gt;&gt; B ~ DB

odtipkano in diagnostika teče

# Vorje no DLO1



# LL 11 KONTROLLER



PDP 11/24 SPONKE NA MESTU PROCESORA

FT2 BUS SACK L

CB1 NPG H

FJ1 BUS NPRL

DL2 BUS BG 7 H


? DH2 BUS BG 6 H

? DR2 BUS BG 5 H

DT2 BUS BG 4 H

~~BT1~~ ~~BS1~~ ~~BR1~~

MERITUE NA BUS-u ZA NPR SEKVENCO



SIXX

V hardware u machine NPR sequences & SNPR signals  
like v jvprog.no location ODC in ODD to ie  
v subroutine NPR

**Q:** I read your article about Unibus timing and found it very informative. I will be following your advice about using multiple cycles rather than trying to be bus master. There is one question, however: What signals do I hold on during these multiple cycles to hold the bus, and why?

**A:** Good question. I'm from the old school and would probably be more prone to follow the original methods, however, I've seen other methods used that don't appear to cause problems.

**Sack Hold** — I'll refer to this primary method as "Sack Hold," because it is the

main signal that you are holding through your cycle. The Unibus, as I've explained before, has evolved over the years. I can't recall dates, but the early Peripherals Manual (a red book) covered the sack hold in diagrams. As the evolution progressed through purple and blue to the present day, this part of the diagram was left off.

The basis of "Sack Hold" was to hold the Sack Line down until the beginning of the last cycle. For example, if you were doing four consecutive cycles, you would maintain Sack until the end of the third cycle. The idea was to wait until the last possible minute before removing it so that

arbitration would not begin until just before you ended a cycle. Probably this concept was attempting to give the highest priority device the best chance of getting the bus.

Some people, while holding Sack, would toggle BBSY (Bus Busy). What they would be doing was to attempt to reduce logic, by using the Bus Busy line to gate out Address, Control and Data. Whether or not this is advisable, will give you something to think about.

**No Sack** — We'll call this "No Sack" in order to distinguish it from releasing Sack at the beginning of the device's mastership of the bus. This typically is what you see in timing diagrams, since most timing diagrams only show a single cycle operation. Since more people have only seen the more recent peripheral manuals from DEC, this method is more prevalent in the industry. BBSY (Bus Busy) is the holding device (signal) in this method. Obviously, no other master can assume bus mastership until this signal is released. With more microprogrammed controllers coming to the bus, taking more time to go through the arbitration handshake process, this method would allow the controllers more time to get this accomplished.

In summary, both approaches have their advantages and should be considered on their own merits. Sack Hold allows arbitration to be withheld to a time just before the bus will be released (one memory cycle). For configurations that have many different DMA devices on it, this may be of importance — i.e., more possibility of arbitration conflicts. No Sack allows the entire time of the multiple cycle transaction to be used for arbitration handshake timing. This could give a better overlap of cycle readiness to slower microprogrammed devices, possibly giving a slightly better bus utilization in these configurations.

Which should you use? Well, I'll leave that to you. You'll probably find both approaches used.

(Questions or comments for the DEC Troubleshooter should be addressed to Ken O'Mohundro, Able Computer, 1732 Reynolds Ave., Irvine, Calif. 92714. Ed.)

XXDP

1) Dolne Boot program je

173000 <CR>

{ XXDP

• L 2TMB 3.2 <CR>

• S 210

skodne storitve zato da potisni  
vsebuje morjivo


SWR = 00..0 NEW 401 ob 201 <CR>

SELECT UNITS 0, <CR>

TST PAT RLS WHO RMO

3 0 2 1 1

NASTAVITEV JUMPER-jev ZA HITROST NA DATUM  
TRACNEJEM KONTROLERJU pri 45 Bpi



Terminals are also generally designed to plug into modems and also use a connector as shown in Figure 26-1. In most computer installations, however, there are some terminals which are located close to the computer and need to be connected to the same multiplexer that has the modem equipped lines connected to it. The problem is shown schematically in Figure 26-2. Not only is there a problem with the sex of the connectors (both male), but there is also a problem with the pinning, as both connectors deliver data to be transmitted on pin 2.





Figure 26-2. Attempted Connection of Multiplexer and Terminal Using DB25-P Connectors

Figure 26-3 shows one solution to this problem, the "null modem," and indicates how its use is similar to that of actual modems. In both Figure 26-3a and Figure 26-3b the "modem facility" provides a female connector for the mux to plug into and a female connector for the terminal to plug into. Furthermore, data applied to pin 2 of one of those connectors comes out pin 3 of the other.

The "null modem" may be implemented either as a length of cable with leads 2 and 3 (and some others) transposed, or as a cigarette box size container with a terminal board inside and female connectors at the ends. The cable implementation is much neater and provides some additional cable length. Many computer companies sell cables which accomplish this function without referring to them as "null modems" but rather as "cable for connection terminal to computer interface." As can be deduced from Figure 26-2, either the cable from the mux or the cable from the terminal can be altered to solve the connector problem.

The cigarette box type of null modem offers some advantages over the cable type, however. With a terminal strip inside the box a number of different wiring arrangements are possible. Figure 26-4 shows a typical terminal block.



MI-0642




Figure 26-3b. Connection with Null Modem

CONNECTOR A

25	SPARE	25	SPARE
24	EXT CLOCK	24	EXT CLOCK
23	0	0	23
22	RING IND	22	RING IND
21	0	0	21
20	DATA TERM READY	20	DATA TERM READY
19	0	0	19
18	SCR	17	SCR
17	SEC REC	16	SEC REC
16	0	0	16
15	SCT	15	SCT
14	SEC TSRG	14	SEC TSRG
13	0	0	13
12	SUP REC	12	SUP REC
11	0	0	12
10	0	0	11
9	CARR DETC	8	CARR DETC
8	0	0	8
7	SIG GND	7	SIG GND
6	0	0	7
5	DATA SET READY	6	DATA SET READY
5	CLR TO SND	5	CLR TO SND
4	REQ TO SND	4	REQ TO SND
3	REC DATA	3	REC DATA
2	0	0	3
1	0	0	2

CONNECTOR B

25	SPARE	0	25	SPARE
24	EXT CLOCK	0	24	EXT CLOCK
23	0	0	23	0
22	RING IND	0	22	RING IND
21	0	0	21	0
20	DATA TERM READY	0	20	DATA TERM READY
19	0	0	19	0
18	SCR	0	18	SCR
17	SEC REC	0	17	SEC REC
16	0	0	16	0
15	SCT	0	15	SCT
14	SEC TSRG	0	14	SEC TSRG
13	0	0	13	0
12	SUP REC	0	12	SUP REC
11	0	0	11	0
10	0	0	10	0
9	CARR DETC	0	9	CARR DETC
8	0	0	8	0
7	SIG GND	0	7	SIG GND
6	0	0	6	0
5	DATA SET READY	0	5	DATA SET READY
5	CLR TO SND	0	5	CLR TO SND
4	REQ TO SND	0	4	REQ TO SND
3	REC DATA	0	3	REC DATA
2	0	0	2	0
1	0	0	1	0

MI-0643

Figure 26-4. Null Modem Wiring Diagram

PROGRAM 2A SSYN signals

> 1000 12737  
 1  
 772524  
 137  
 1000

✓ req update houseonto

PROGRAM 2A INTERRUPT SIGNALS

1000 12737  
 2 100300  
 4 772522  
 16 1  
 10 137 }  
 12 1000 }

Populating message interrupt  
 $ERR = 1$   $CUR = 1$   $INT = 1$

command register

WAIT

slash no 1000


2000 12737  
 1  
 2 772524  
 4 2

✓ byte count req update &  
 RTI

224  
 226 2000  
 360


PSW into no prohibited zeros #11

INTR



ADRS COMP

SSYN



NASA PLOC ČA

SSYN E85/13  
(H)

INTR E100/8  
(H)


ADR CMP

BR E86/9

BG E86/5

SACK 94/7

BBSY E86/10



VPIŠ NA TRAK 772522 / 60005

SKOK ZA EN BLOK NAZAD 772522 / 60013

CITANJE S TRAKU 772522 / 60003

)

772524 / BYTE COUNT

26 / ADRS ZAPISA V SPOMINU

VPISOVANJE V BUFFER JKP

T ADDR ? 3000


772524 / 777777 ↳ 1000 <RET>

772522 / 60005 <RET>

<CONTROL X>

## NAS KONTROLER

DATUM KONTROLER



4	BUS NPR	BUS BG/NPR OUT H	6
3	STEAL GRANT	BUS SACK L	7
1	REQUEST L	SACK H	12
5	BUS BG/NPR IN H	BUS BR/NPR L	9
15	CLR SACK EN	MASTER L	11
14	MASTER SHR H	BUS BBSY L	10
2	BUS SSYN L		
13	INIT H	8647	

### ACOTOR TERMINAL

Z R      editore traktor → ten lokomotiv program na traktor  
 (PAUZA)

B C 300      startus odnosno EDITOR je

{  
 INIT  
 READ}

(PAUZA OFF)

<CR>




ASM      program program osvoden

B 3800      starto program za analyzer

izpravljanje napak pri osvobljevanju

B (okvirno kjer zelen razred)  $\downarrow$   $\text{XX} \downarrow \text{YY}$   
 vektor  $\downarrow$  novo vektor  
 nato odrem


VOLUME      BALANCE      TONE



MAGHT

LOW

22.06.12



returning 2 DGATE signatures  
potence is decreasing  
each hot spot

DOBRO!  
equal firming hot detector hankolder

ZAPISOVANJE NA TRAKU CA OPRZOVANJE NA OSCILOSKOPU  
(opravjujemo lahko ngrude RIR nad input ready...)


1000	12737	
1002	777772	byte count number
1004	772524	BYTE COUNT REG = byte count number
1006	12737	
1010	6000	start address
1012	772526	ADRS REG = start address
1014	12737	
1016	60005	komanda za zaprogramanje
1020	772522	komandni register
1022	13700	move status $\rightarrow$ e0
1024	772520	STATUS REG
1026	6000	ROR prem欐ue ready bit v CARRY
1030	103374	BRANCH IF CARRY CLEAR
1032	137	jmp
1034	1000	

PAZI DA SE TRAK NE SNAME VER PROGRAM NO  
TESTIRA EOT




1032 / 12737	
1034 / 6017	sluham prvi je na BOT
1036 / 772522	
1040 / 137	
1042 / 1000	

4024

## DUAL VOLTAGE CONTROLLED OSC



$$f_{out} = 10 \text{ MHz}$$



NAVODILO IN OPIS DELOVANJA EPROM EMULATORJA,  
VLAGALNIKA IN ZGALNIKA



Dimosoca, da z RAM-om ali EPROM-om, ki se upravljamo iz obstoječega sistema, emuliramo EPROM(2716) na sistemu, ki se razvijamo. Vsebino Pominilnika je možno shraniti na datoteki na računalniku DELTA, kjer se lahko generirajo tudi nove datoteke, in jo zopet prepisati v Pominilnik. Dokončna verzija programa pa se lahko vpise v stalni Pominilnik (EPROM 2716).

Seznam ukazov:

D aaaa dd	Prikaz vsebine dd na lokaciji aaaa
RET	Prikaz naslednje lokacije
/	Prikaz prejšnje lokacije
SP	Vpis podatkov
TAB	binaren prikaz vsebine dd
R ssss	start programa na naslovu ssss
^R	start programa na naslovu F000
M zzzz kkkk	Prikaz vsebine Pominilniških lokacij od naslova zzzz do naslova kkkk
^S	zaustavitev izpisa
^Q	nadaljevanje izpisa
^C	prekinitev izpisa
U zzzz kkkk	Prenos vsebine Pominilnika na računalnik DELTA od lokacije zzzz do lokacije kkkk (obliko datoteke I)
P zzzz kkkk	Prenos vsebine Pominilnika na računalnik DELTA od lokacije zzzz do lokacije kkkk (obliko datoteke II)
V 0000 aaaa	preverjanje enakosti bloka podatkov dolzine nnnn, ki se nahajata v Pominilniku ROM na naslovu 0000 in v Pominilniku RAM na naslovu aaaa
^C	prekinitev izpisa, ce so napake
^U	Preverjanje enakosti bloka podatkov dolzine 0FFF, ki se nahajata v Pominilniku ROM na naslovu 0000 in v Pominilniku RAM na naslovu A000
^C	prekinitev izpisa, ce so napake
B 0000 aaaa nnnn	Vpis nnnn zlogov v Pominilnik EPROM, ki je naslovljen z 0000, iz Pominilnika RAM, ki je naslovljen z aaaa
^B	Vpis vsebine celotnega RAM v EPROM
C 0000 aaaa nnnn	Vpis nnnn zlogov v Pominilnik RAM, ki je naslovljen z aaaa, iz Pominilnika EPROM, ki je naslovljen z 0000


- 82.2.11.0  
PGD
- T deluje kot terminal
- E deluje kot terminal in omogoča prenos podatkov iz datoteke na DELTI
- L aaaa  
bbbb  
nnnn prepis nnnn zlosov iz naslova bbbb na naslov aaaa
- F dostop do pomnilnika RAM/EPROM možen iz emulטורja
- N dostop do pomnilnika RAM/EPROM možen iz sistema, ki se razvijamo
- D iz sistema, ki se razvijamo možen dostop do pomnilnika EPROM
- A iz sistema, ki se razvijamo možen dostop do pomnilnika RAM
- ^W prepis celotne vsebine EPROM-a (Podn.2) v RAM
- ^A prepis celotne vsebine EPROM-a (Podn.1) v RAM
- Z preverjanje vsebine EPROM  
PRAZEN je če je vsebina vseh lokacij FF
- J izzpis vrstice na tiskalnik ob vsakem vertikalnem posliku kazalca
- K prekinitve izzpisa na tiskalnik

74LS688  
689)



74LS673      16 BIT serial in, serial out shift reg  
with 16 parallel out outputs

M1710 DIP INTERFACE BOARD



More and more devices are becoming available in DIP form, quite common in the industry. The M1710 lets users build their own interfaces by simply connecting the M1710 to any DR-11 processor. All required circuitry is built-in.

**ODT NA 11144**

>>> E ↴ 17772520 [ret]

17772520 002101

>>> E/N:5 ↴ 17772520 [ret]

17772520

17772522

17772524

17772526

17772530

>>> D ↴ 17772524 ↴ 25..

>>> D ↴ + ↴ 772524

use this je 16 butua <sup>to</sup> je odres zo BYTES cut rep

>>> S ↴ 1000 startanje programa

>>> D ↴ SW ↴ \*\*\*\*\* loadanje switch registrA

772524 / 777700


TRACE IZVANJAJA INSTRUKCIJE

772526 / 5000

772522 / 60003

1000 / 12737  
2 60017  
4 77252

## OSCILATOR ZA 27 MHz



772524 Nije uvek u originalu, slatko repro  
nula 36 paralelnih vrat, 1000...0000  
osiguranje simetrije 0001...0001  
NXT21385 HLT1W2 standard

## APPLICATIONS

Since more and more devices are becoming available in DIP form, quite complex systems can be built on the M1710. Some typical applications include:

- Multiword input and/or output.
- Programmable instrument interfaces.
- Interprocessor buffers.
- Custom peripheral controllers.
- Interfacing of:
  - Microprocessors
  - A/D converters
  - Multiplexers
  - Counters
  - Shift registers
  - ROM and RAM memories
  - Arithmetic logic units
  - Programmable logic arrays (PLA)

## FUNCTIONS

The M1710 can be divided into four functional sections: address selector logic, bus request logic, data bus interface, and miscellaneous logic.

### Address Selector Logic

The address selector logic provides gating signals for up to 16 full 16-bit device registers. Addresses which can be chosen by the user range from 760000<sub>16</sub> to 777777<sub>16</sub>. The basic M1710 address selection function to the M105 Address Selector Module. The input signals for the address selector logic consist of: 18 address lines BUS A<17:00>; two bus control lines, BUS C<1:0>; and a master synchronization lines, BUS MSYN. The address selector decodes the 18-bit address on lines BUS A<17:00>; receives MSYN and issues SSYN.

### Bus Request Logic

The M1710 contains the circuitry required to make a bus request and gain control of the bus at either the NPR level or at one of the BR levels. The module also includes circuitry required for transferring a vector address during an interrupt operation.

### Data Bus Interface

The M1710 contains standard UNIBUS receivers which provide a buffered bus signal output for each of the 16 data lines OUT 00 H through OUT 15 H. Output drive capability of these receivers is seven TTL unit loads.

The module also includes 16 bus drivers which drive data lines IN 00 H through IN 15 H. Input loading to each driver is one standard TTL load. All 16 drivers have two common gate line enables (DRIVER ENABLE 1 and DRIVER ENABLE 2) which require a logic Low for assertion. Each enable represents four TTL unit loads.

### Miscellaneous Logic

The following additional circuitry is also provided on the M1710:

- Inverted and noninverted buffered initialize outputs (pins 58 and 59) capable of driving 28 and 30 TTL unit loads respectively.
- A general-purpose flip-flop with all input and output pins available for wire wrap (pins 51 through 57).
- A +3-volt source (in 50) capable of driving 30 TTL unit loads.

## DESCRIPTION

The M1710 UNIBUS® Interface Foundation Module is a general-purpose board that provides for the construction of custom interface designs using integrated circuits (ICs). The M1710 lets users build their own interfaces between a wide variety of peripheral equipment and any PDP-11 processor. All essential UNIBUS logic, such as device address selection, interrupt circuitry, and bus receivers and drivers, is provided on the lower portion of the module. The remainder of the board contains IC mounting pads with wire-wrappable pins for custom logic designs. These pads accommodate combinations of all common type of DIP (dual-in-line package) integrated circuits with up to 40 pins.

The M1710 is a versatile module, ideal for any type of application. The end user, such as a university laboratory familiar with ICs, will appreciate both the capabilities and cost-effectiveness of the module; no additional mounting panel or power supply is required. These features, coupled with the fact that the M1710 is capable of automatic wire wrapping, also should prove valuable to the Original Equipment Manufacturer (OEM) who requires many custom interfaces. And, in all cases, the module is easily adaptable to accommodate any changes in interface design.

The M1710 plugs into any Small Peripheral Controller (SPC) slot of a DECkit11-M Instrument Interface or DD11 Peripheral Mounting Panel. Additionally, it may be used in a system unit such as the BB11-A Connection to user equipment is made via a cable connector mounted on the M1710 module.

## FEATURES


- "Do-it-yourself" interfacing.
- Complete single-card interface.
- Plugs directly into Small Peripheral Controller (SPC) slot.
- Can be used with DECKit11-M Instrument Interface Kit.
- Saves hardware and building costs.
- Preassembled/pretested UNIBUS circuitry eliminates need to build the required bus interfacing functions.
- Wire-wrappable interconnections—compact, 30-gauge wiring used for all IC lead interconnections.
- I/O connection directly to module board—standard 40-conductor cables available.
- All accessories and tools available.
- Accepts all common Dual-in-Line Packages (DIPs); mounts up to 16 of the 14- or 16-pin type plus a multi-use pad set that mounts two 40-pin types, three 24-pin types, four 14- or 16-pin types, or combinations of these.
- Additional bus driver and bus receiver ICs available—special high-impedance devices: DEC 8881, DEC 8640.
- Includes source of +3 V—convenient for tying unused TTL inputs high, etc.

168589 C2819

DATA 2858M

ENW M2819


STEAM



Address is software in  $36000 \div 77777$

M1710 UNIBUS INTERFACE FOUNDATION MODULE

# KUKA DELTA 800 KONFIGURACIJA



DELTA 800 KONFIGURACIJA



Modified Unibus  
Pin Designations

	Column A		Column B	
Side	1	2	1	2
A L	INIT INTR	+5V TP	RESV PIN	+5V TP
B L				
C L	D00 L	GND L	BR5 L	GND L
D L	D02 L	D01 L	+5 BAT	BR4 L
E L	D04 L	D03 L	INT SSYN	PAR DET
F L	D06 L	D05 L	AC LOL	DC LOL
H L	D08 L	D07 L	A01 L	A00 L
J L	D10 L	D09 L	A03 L	A02 L
K L	D12 L	D11 L	A05 L	A04 L
L L	D14 L	D13 L	A07 L	A06 L
M L	PA P1	D15 L	A09 L	A08 L
N P1	PAR P0	PB L	A11 L	A10 L
P P0	PAR BAT	BBSY L	A13 L	A12 L
R BAT	+15 BAT	SACK L	A15 L	A14 L
S BAT	-15 BAT	NPR L	A17 L	A16 L
T L	GND (CORE)	BR7 L	GND SSYN	C1 CO
U L	+20 (CORE)	BR6 L	MSYN L	-5 (CORE)
V L	+20 (CORE)	+20 (CORE)	MSYN L	-5 (CORE)

Side	Column C		Column D		Column E		Column F	
Pin	1	2	1	2	1	2	1	2
A	NPG (IN)	+5V	TP	+5V	GND	+5V	ABG OUT	+5V
B	NPG (OUT)	-15V	TP	-15V	ASSYN IN H	-15V	ABG IN	-15V
C	PA L	GND	A SEL 6	GND	A12 L	GND	SSYN L	GND
D	LTC L	D15 LOW	A OUT L	BR7 L	A17 L	A15 L	BBSY N1	F01
E	TP L	D14 4	A SEL L	BR6 L	MSYN	A16 L	F01 V2	D02
F	TP L	D13 0	A SEL L	BR5 L	A02 L	C1 L	D05 L	D06
H	D11 L	D12 L	A IN L	BR4 L	A01 L	A00 L	D07 L	A INT ENBB
J	A INT B L	D10 2	A SEL OUT	ABR L	SSYN L	C0 L	NPR L	GND A
K	TP L	D09 L	A OUT OUT	BG7 SO	A14 L	A13 L	D08 L	A INT B
L	A INT ENBB	D08 L	INIT L	BG7 OUT	A11 L	TP L	D03 L	F01 L2
M	TP L	D07 ENBA	AINT SO	BG6 SO	AIN L	A OUT HIGH	INTR L	F01 M2
N	DC LO	D04 L	A INT A	BG6 OUT	A OUT LOW	A08 L	F01 N1	D04 L
P	HALT REQ	D05 L	TP SO	BG5 L	A10 L	A07 L	ABR OUT	F01 P2
R	HALT GRT	D01 L	TP OUT	BG5 L	A09 4	A SEL L	F01 L2	F01 N1
S	PB L	D00 L	TP SO	BG4 6	A SEL 0	A SEL M2	F01 P2	F01
T	GND L	D03 L	GND OUT	BG4 2	GND ASEL	GND SACK	10 PIN	3M CONNECTOR TO CONSOLE
U	+15/+8 45V	D02 L	TP IN	ABG L	A06 L	A04 L	A INT A	ABR OUT
V	AC LO	D06 L	ASSYN IN H	ABG OUT	A05 L	A03 L	A INT ENBA	F01 F01

11-4630

Figure 4-5 SPC Pin Designations



NOTE

11-4630

oboj'e 9600 band

DC 11 W NASJANITER ZA TU 58

	1	2	3	4	5	6	7	8	9	10
S5	F	N	F	N	F	H	H	N	N	F
S4	H	N	F	F	H	F	N	N	N	F
S3	N	N	F	F	H	H	F	N	F	N
S2	F	F	F	F	H	F	N	F		
S1	N	N	F	N	F	F	H	N	F	N

VEKTR 300

ADR 176500

DL 11 W NASTAVITEV ZA KON LOCO

1 2 3 4 5 6 7 8 9 10  
S5 FFF NFFF NFFF N  
S4 NFFF NFFFF F  
S3 NFFF NFFF NF  
S2 RFFF NFFF NFFF  
S1 FFFF NFFF NFFF

## PRIKLJUČITI TEV

DAS 9100 NA MÁDREJE CPED800

SONDA

## KONNEKTOR

George A.

34

CRUSA

RJANIA

ZELENA

DEEA

MODRA

OPERATOR

Wörterbuch

## 2.2 INTERFACE INFORMATION

The LA120 interfaces with EIA devices using an optional modem cable. The interface is compatible with Bell 103, 212A, and 202 modems and meets EIA specification RS232-C requirements. The interface conforms to CCITT recommendation V.2.4.

### 2.2.1 Interface Signals

Table 2-1 summarizes EIA interface signals. The following paragraphs describe interface signals.

**2.2.1.1 Protective Ground** – This conductor is connected to the LA120 chassis. It is further connected to external grounds through the third wire of the power cord.

**2.2.1.2 Transmitted Data (TDX)** – The direction of TDX is from the LA120. Signals on this circuit represent serially encoded characters generated by the LA120.

**2.2.1.3 Received Data (RDX)** – The direction of RDX is to the LA120. Signals on this circuit represent serially encoded characters generated by the user's equipment.

Table 2-1 Summary of LA120 EIA Interface Signals

Pin	Source	Name	Function	Circuit CCITT/EIA
1	-	-	Protective ground	101/AA
2	LA120	TXD	Transmitted data	103/BA
3	User	RXD	Received data	104/BB
4	LA120	RTS	Request to send	105/CA
5	User	CTS	Clear to send	106/CB
6	User	DSR	Data set ready	107/CC
7	-	-	Signal ground	102/AB
8	User	R LSD	Carrier detect	109/CF
9	-	-	-	-
10	-	-	-	-
11*	LA120	SRTS	Sec. req. to send	120/SCA
12†	User	SPDI	Speed indicator (FDX)	112/CI
	User	SRLSD	Sec. carrier det. (HDX)	122/SCF
13	-	-	-	-
14	-	-	-	-
15	-	-	-	-
16	-	-	-	-
17	-	-	-	-
18	-	-	-	-
19*	LA120	SRTS	Sec. req. to send	120/SCA
20	LA120	DTR	Data term. ready	108.2/CD
21	-	-	-	-
22	User	RI	Ring indicator	125/CE
23*	LA120	SPDS	Speed select (FDX)	111/CH
24	-	-	-	-
25	-	-	-	-

\* Pins 11, 19, and 23 are driven by a common circuit whose function is determined by the modem and secondary channel SET-UP commands.

† Pin 12 is SPDI for full-duplex operation. For half-duplex operation, pin 12 is SRLSD.

**2.2.1.4 Request To Send (RTS)** – The direction of RTS is from the LA120. The on condition of RTS means that the LA120 intends to transmit data. After turning this circuit on, the LA120 waits for a clear to send (transmit enable) condition before starting transmission.

**2.2.1.5 Clear To Send (CTS)** – The direction of CTS is to the LA120. Although the LA120 physically receives this signal, it is not used for any purpose. Depending on the modem control protocol in use, either RLSD, SRLSD, or a timeout after asserting RTS is used to provide a clear to send (transmit enable) condition.

**2.2.1.6 Data Set Ready (DSR)** – The direction of DSR is to the LA120. The on condition of DSR indicates that the user's equipment is capable of transmitting and receiving data signals. The off condition of DSR causes the LA120 to ignore all other interface inputs except ring indicator (RI). In full duplex without EIA control, this circuit is assumed to always be in the on condition.

**2.2.1.7 Signal Ground** – This circuit establishes the common ground reference potential for all interface circuits except protective ground. The circuit is permanently connected to the protective ground circuit.

**2.2.1.8 Carrier Detect (RLSD)** – The direction of RLSD is to the LA120. The on condition of RLSD indicates that data transmission from the user's equipment to the LA120 is enabled. In full duplex without EIA control, this circuit is assumed to always be in the on condition.

**2.2.1.9 Secondary Request To Send (SRTS)** – The direction of SRTS is from the LA120. In certain half-duplex modes, the on condition of SRTS indicates that the LA120 is capable of successfully processing the received data from the user's equipment. In restraint mode, the off condition of SRTS indicates that the user's equipment should temporarily suspend the transmission of data. When SRTS goes on, transmission may be resumed.

**2.2.1.10 Speed Indicator (SPDI) (Full Duplex Only)** – The direction of SPDI is to the LA120. The on condition of SPDI indicates that the baud rate is 1200, regardless of the rate selected by the operator. The off condition indicates that the operator-selected baud rate is being used.

**2.2.1.11 Secondary Carrier Detect (SRLSD) (Half Duplex Only)** – The direction of SRLSD is to the LA120. The on condition of SRLSD indicates that the user's equipment is capable of successfully processing the transmitted data from the LA120.

**2.2.1.12 Data Terminal Ready (DTR)** – The direction of DTR is from the LA120. The on condition of DTR indicates that the LA120 is capable of transmitting and receiving data signals. The off condition of DTR may cause the user's equipment to set the DSR (data set ready) to the off condition. When DTR is off, the LA120 ignores all interface inputs except ring indicator (RI).

**2.2.1.13 Ring Indicator (RI)** – The direction of RI is to the LA120. If data terminal ready (DTR) is off, then the on condition of RI causes DTR to turn on. DTR remains on until data set ready (DSR) turns on or 30 seconds elapses, whichever occurs first. Then DTR turns off. If DTR is on, the on condition of RI causes a 30-second timeout. If no data is received in 30 seconds, DTR is pulsed low for 233 ms ± 10 percent.

**2.2.1.14 Speed Select (SPDS) (Full Duplex Only)** – The direction of SPDS is from the LA120. If the operator-selected baud rate is 600 or higher, the LA120 asserts an on condition of SPDS; otherwise, the LA120 holds this circuit in the off condition.

## 2.2.2 EIA Interface Cables

BC22A and BC22B interface cables are described in the following paragraphs.

**2.2.2.1 BC22A-10, -25** – BC22A interface cables come in 10 and 25 foot lengths for hookup between LA120 and computer.\* Each end is terminated with a female molded connector. The cable is shielded, contains six conductors, and is wired in a null modem configuration.

**2.2.2.2 BC22B-10, -25** – BC22B interface cables come in 10 and 25 foot lengths for hookup between LA120 and modem.† They can also be used for cable extension. Connectors are molded with a male connector at one end and a female at the other end. Cable is shielded and has 14 conductors.

### **2.2.3 Impedance of Terminator**

The terminating impedance of the receiving end of the interface circuits has a dc resistance of not less than 3000 ohms or more than 7000 ohms. When the interface plug is disconnected, interface voltage on the terminator circuits is  $-2\text{ V}$  to  $+2\text{ V}$ .

### **2.2.4 Rise and Fall Times**

The circuitry that receives signals from an interface circuit depends only on signal voltage and conforms to RS232-C rise time and fall time. For control interface circuits, the time required for the signal to pass through the transition region ( $-3\text{ V}$  to  $+3\text{ V}$ ) during a change in state does not exceed  $1\text{ }\mu\text{s}$ . For the transmitted data circuit, the rise time and fall time do not exceed  $16.7\text{ }\mu\text{s}$  through the  $6\text{ V}$  range ( $-3\text{ V}$  to  $+3\text{ V}$ ).

### **2.2.5 Open Circuit Voltages**

The open circuit driver voltage for signal ground on any interface circuit does not exceed  $-12\text{ V}$  to  $+12\text{ V}$ . The terminator on an interface circuit is designed to withstand any input signal within a  $-25\text{ V}$  to  $+25\text{ V}$  range. When the terminating impedance is in the proper range (3000 to 7000 ohms) and the terminator open circuit voltage is zero, the potential at the point of interface is not less than  $-5\text{ V}$  to  $+5\text{ V}$  or more than  $-12\text{ V}$  to  $+12\text{ V}$ . An open circuit or applied voltage more negative than  $+0.6\text{ V}$  will be interpreted the same as a legitimate negative voltage ( $-3\text{ V}$  to  $-25\text{ V}$ ).

## **2.3 LA120 SPECIFICATIONS**

The LA120 specifications include data on the printer, keyboard, communications, physical aspects, and paper. The data in each of these categories is given in Tables 2-2 through 2-6.

# TU 58 RADIAL SERIAL PROTOCOL (RSP)

Počátkem paketu: uhlazi command  
 podat k data  
 končí s povídalo end message

<sup>INIT</sup>  
<sup>CONTIN</sup>  
<sup>XOFF</sup>

FLAG BYTE název zadání paketu

- biti 7-5 je rezervované

01 <sub>8</sub>	00001	DATA
02 <sub>8</sub>	00010	CONTROL (COMMAND)
04 <sub>8</sub>	00100	INIT.
10 <sub>8</sub>	01000	BOOTSTRAP
20 <sub>8</sub>	10000	CONTINUE
23 <sub>8</sub>	10011	XOFF

Initializacíjní sekvence:

- Set break bit in transmit CSR
- send 2 null characters
- IF transmit ready, remove break bit
- send 2 init characters

A2T0452 R69  
 102  
 104  
 106  
 109


100	12704	MOV #1000, R4
102	1000	
104	12705	MOV #10, R5
106	10	
110	5000	CLR R0
112	62400	ADD (R4)+, R0
114	103405	BCS (126)
116	5305	DEC R5
120	100374	BPL (112)
122	10024	MOV R0, (R4)+
124	000	HALT
126	5200	INC R0
130	772	B R (116)

---

R4 = pointer

R5 = stvec

R0 = checksum



LOAD TRAILER

STREAMER

112131415

A 45335

PPM12 norm,dat

This book is a

~~777177004~~ : 1000/012701 MOV # 176544, R1  
1002/176500  
1004/012702 MOV # 176544, R2  
1006/176504  
1010/010100 MOV R1, RP  
1012/005212 INC (R2)  
1014/105712 C: TST B (R2)  
1016/100376 BPL C  
1020/006300 ASL R0  
1022/001004 BNE B  
1024/005012 CLR (R2)  
1026/005200 INC V  
1030/005761 TST 2(R1)  
1032/000002  
1034/042700 B: BIC # 20, RP  
1036/000020 MOV K0, L(R2)  
1040/010062  
1042/000002  
1044/001363 BNE C  
1046/005003 CLR R3  
1050/105711 D: TSTB (R1)  
1052/100376 BPL  
1054/116123 MOV B L(R1), (R3)+  
1056/000002  
1060/022703 CMP # 10X0, R3  
1062/001000 DH1 D  
1064/101371 CLR PC (44T)  
1066/005007

Delve ne /24 ! o) program ?  
5) program + .16 bytes

Use old OLM-W + loader ??

LOAD TRACER

STREAMER

A	45335
B	<u>LOAD</u>
C	<u>ON LINE</u>

PMMI<sup>2</sup> ROMA, DA  
VSTAVLJ VREDNOST

1 2 3 4 5

### MERENJE DOLŽINE INSTRUKCIJ

START MOV #40000, R2 100 12702

LOOP MOV #2000, R1 102 40000

ZANKA SOB R1, ZANKA 104 12701

SOB R2, LOOP 106 2000

MOV BELL, @#RBUFF 110 77101

JMP START 112 77204

114 12737

116 7

120 777566

122 137

124 100

izvajanje tege programe je 56,6s

to povzemovalo do zanke skoci na instrukcijo,  
ki jo testiramo.

$$40000_8 = 16384_{10}$$

$$2000_8 = 1024_{10}$$

$$\frac{16384 \times 1024}{16 \cdot 777216}$$

$$16 \cdot 777216$$

Nerimo čas med prikazjem na konzoli.

Vsičič le gre ponovno v zanko konzola zapisati.

Primeras mujeres instrucciones  $MOV \# AAA, @\# BBB$

START  $MOV \# 40000, R2$

2E82A

LOOP  $MOV \# 2000, R1$

0A0J

ZANKA instrucción que hace la otra  $MOV \# AAA, @\# BBB$

SUB R1, ZANKA

SUB R2, LOOP

MOV BELL, @ #RBUFF

JMP START

SOPCA 001

58,0000 = VOM T9ATZ

100 12702

15,0005 = VOM 900J

102 40000

ANALIS, KG 502 ANALIS

109 12701

900J, 29 502

106 2000

77088 = 1135 VOM

110 12737

T9ATZ 9MC

112 100

to testram

114 1000

116 77106

120 77207

122 12737

124 7

126 777566

130 137

132 100

to results how 2 min in hours = 160ndi

$$t(\text{mov} + \text{sub}) \quad t(\text{SUB}) \quad = t(\text{MOV})$$

$$t_{\text{MOV}} = \frac{160 - 56,64}{16777216} \approx 6,4 \mu\text{s}$$

MUL 70355

12,8 μs

INST. TIME = SRC TIME + DST TIME + EF TIME

(execute + FETCH)

000 12702  
 2 40000  
 4 12701  
 6 2000  
 10 50001 ←  
 12 77102  
 14 77205  
 16 12737

97 second

$$97 - 56,6 = \underline{40,6}$$

102

	12702	32000	30020	33000
000	12702			
2	40000			
4	12701			
6	2000			
10	32020 ←	32000	30020	33000
	5000			
	77103			
	77206			
	12737			
	7			
	777566			
000	137			
	1000			
	184 ns	164 ns	164 ns	185 ns
	<u>97</u>	<u>97</u>	<u>67</u>	
	87			
	5,186 μs	3.99 μs	3.99 μs	5,2 μs

100 12702

40000

(104) 12701

2000

35001

30001

(110) 12700

10

77103

$10 > 10$

adr

$6 = 20$

77206

$20 = 10$

12737

7

777566

137

100

123 s

211 s

170 s

211

- 170

41 : 16 777216 = 2.45

$$\begin{array}{r}
 + 0.33 \\
 \hline
 2.78
 \end{array}$$

BIT SS DD	TIME	SOURCE TIME	MODE
3 0001	2.8	0	0
3 1101	3.7	$0.9 + 0.6$	1
3 2701	4	$1.2 + 0.6$	2
3 3701	5.2	$2.4 + 0.6$	3
3 4701	4	$1.2 + 0.6$	4
3 5001	5.25	$2.45 + 0.6$	5
3 6701	5.6	$2.8 + 0.6$	6
3 7701	6.6	$3.8 + 0.6$	7

BIT SS DD	μs	INST TIME	μs	DST TIME	MODE	CAS PROGRAM
				0	0	170
30001	2.80					
30014	3.87	1.07			1	188
					2	
					3	
					4	
					5	
					6	
					7	

BIS SS DD	μs	INST TIME	μs	DST TIME	MODE	
				0	0	45.4
50001	2.8 μs					
50011	6.6 μs	1.60 + 0.1		1.75	1	
50021	6.6 μs	1.80		1.80	2	
50032	5.9 μs	3.1		3.30	3	
50042	6.62 μ	1.82		1.92	4	
50052	5.9 μ	3.1		3.30	5	
50062	6.2 μ	3.4		3.50	6	
50072	7.35 μ	4.55		4.70	7	

MOV	INST TIME	INST TIME - 2.40 - 0.3	DST TIME	
010000	2.73	0		0
010011	3.80	1.1		1
010021	4.20	1.5		2
010032	5.00	2.3		3
010042	4.20	1.5		4
010052	5.00	2.3		5
010062	5.40	2.70		6
010072	6.55	3.85		7

$$\begin{array}{r} 50 \\ 420 \\ \hline 80 \end{array}$$

EXEC + FETCH + SERV + MDO + MSO  
MODE

ADD	0	$2.4 \mu$
SUB	0st0li	$2.6 \mu$
CMP	-	$2.5 \mu$
BIT	-	$2.1 \mu$
BIC	-	$2.1 \mu$
BIS	0st0li	$2.36$ $2.56$
XOR	0st0li	$2.36$ $2.56$
MOV	0 0st0li	$2.40$ $2.60$

$$\text{SOURCE} = \text{CELOTEN} - (\bar{\text{CAS}}_{\text{EXEK}} + \text{SERVICE} + \text{FETCH} + \text{MODE}_{\text{MICRONST}} + \text{DMO})$$

	SM	ST		
	0	0	0.00 $\mu$ s	
DOUBLE OPERAND	1	1	1.3	
	2	1	1.6	
	3	2	2.8	
	4	1	1.6	
	5	2	2.85	
	6	2	3.20	
	7	3	4.20	

$$\text{DEST} = \text{CELOTEN} - (\frac{\text{SMO}}{\text{CAS}} + \text{FETCH} + \frac{\text{EXEK}}{\text{CAS}} + \text{SERVICE} + \text{DMO})$$

MOD S.O.P	0	0	0	MOV
MOD D.O.	1	2	1.75	1 1.10
	2	2	1.80	2 1.50
	3	3	3.30	2.30
	4	2	1.92	1.50
	5	3	3.30	2.30
	6	3	3.50	2.70
	7	3	6.70	3.85

SOP

2801 AT CMOV CBS [μs]

	CMOV	CBS [μs]
CLR, COM, INC, DEC	1	2.0
ADC, SBC, TST		
SWAB, NEG	1	2.30
DOR, DOL, ASR, ASL	1	2.31
MTPS	2	3.60
MPPS	2	2.40

EIS

CICKOU CBS [μs]

MUL	1	10 μs
DIV	1	5.6 μs
ASH	1	5.0 μs
ASHC	1	5.9 μs

(1-2) μs

111

3-21.31

MULG

123

2 JAP

MULG

323



2 JAP

MULG

223

2 JAP

# Dekodiranje instrukcija za DELTA 16/BS



MERITIVÉ ČASOV

STRAN 2

SOURCE ADRS TIME = CELOTENČAS - ( ČAS + SERVICE + FETCH + MIKROIN + DMO )  
 DEST. TIME = CELOTENČAS - ( ČAS EXEK. + SERVICE + FETCH + SMO + DMO )

INSTRUKCIA	DM	ST MEM CIKLOV	$t/24\text{MHz}$		$t/27\text{MHz}$		MIKROIN SMO	DMO
			CLOCK	[μs]	CLOCK	[μs]		
DOP	0	0	0.00		0.00			
	1	1	1.30		1.13			
	2	1	1.60		1.43			
	3	2	2.80		2.63			
	4	1	1.60		1.43			
	5	2	2.85		2.68			
	6	2	3.20		3.03			
	7	3	4.20		4.03			

DEST. TIME = CELOTENČAS - ( ČAS EXEK. + SERVICE + FETCH + SMO + DMO )

INSTRUKCIA	DM	ST MEM CIKLOV	$t/24\text{MHz}$		$t/27\text{MHz}$		SMO	DMO
			CLOCK	[μs]	CLOCK	[μs]		
MODIFYING	0	0	0		0			
SOP in DOP	1	2	1.75		1.58			
	2	2	1.90		1.73			
	3	3	3.30		3.13			
	4	2	1.92		1.75			
	5	3	3.30		3.13			
	6	3	3.50		3.33			
	7	4	4.70		4.53			

## MERITIVNE ČASOV

STRAN 2

SOP EXEC TIME	NODE	f <sub>p</sub> pom. časov	3 <sup>+</sup>	24MHz CLK [μs]	27MHz CLK [μs]
			t <sub>1</sub> / <sub>24MHz</sub> CLK [μs]	t <sub>1</sub> / <sub>27MHz</sub> CLK [μs]	
DEST. TIME					
CLR, COM, INC					
DEC, SBC, 4DC	0	0	0	0	
MOV	1	1	1.10	0.93	
	2	1	1.50	1.33	
	3	2	2.30	2.13	
	4	1	1.50	1.33	
	5	2	2.30	2.13	
	6	2	2.70	2.53	
	7	3	3.85	3.68	

EXECUTE + FETCH + SERV + MDO + MSO

INSTRUKCIJA	MODE	t <sub>1</sub> / <sub>24MHz</sub> CLK [μs]	t <sub>1</sub> / <sub>27MHz</sub> CLK [μs]
ADD	0	2.4	2.29
SUB	OSTALI	2.6	2.47
CMP		2.4	2.29
BIT		2.1	2.02
BIC		2.1	2.02
BIS	0	2.36	2.25
	OSTALI	2.56	2.45
XOR	0	2.36	2.25
	OSTALI	2.56	2.45
MOV	0	2.40	2.29
	OSTALI	2.60	2.47

SOP	EXEC TIME	ST CLK CYCLES	24 MHz CLK [μs]	27 MHz CLK [μs]	STRANS
CLR, COM, INC, DEC, SBC, ADC, TST		1	2.0	1.83	
SWAB, NEG	1		2.30	2.20	
ROR, ROL, ASR ASL	1		2.31	2.21	
MTPS	2		3.60	3.37	
MFPS	2		2.40	2.29	
<hr/>					
EIS					
MUL	1	10	9.13		
DIV	1	5.6	5.17		
ASM	1	5.0	4.63		
ASHC	1	5.9	5.44		


pulse  
width  
over  
story  
ALS  
ppm  
input

size,  
mine  
ches  
ter  
Vcc

wall  
the  
up.  
it of  
the

now  
b of  
the  
MS  
be

out  
out  
on  
IIC  
old  
The  
of




simple RC reset circuits are not a practical way of initializing a digital circuit. A couple of logic gates, aided by several resistors and a capacitor, can do the trick. To properly initialize a system's low-level reset pulse must be maintained for a finite time after a system's power supply voltage is applied. This time must be longer than the power

supply's, a large enough capacitor which often proves undesirable.

The NQC2000 solves the problem by generating a reset pulse only after the power supply reaches its nominal value. Wide-mode logic devices are shown in the figure, any NOT, or inverter gate will do.

After power is applied to the circuit and the threshold of inverters is reached, each will sink current from the RC network. If the input, remains low until the output of the first inverter reaches V<sub>DD</sub>, 2 v will be applied to the input of IC<sub>1</sub>, thus forcing that inverter's output high. Resistor R<sub>2</sub> and capacitor C determine the time constant. It should be long enough

for the application. In advanced low-power Schottky technology, the value of R<sub>2</sub> may be reduced. The current that flows through R<sub>2</sub> is proportional to the current that flows through R<sub>1</sub>. Since the threshold input threshold of IC<sub>1</sub> is greater than 2 v, the voltage at node (shaded circle) will trigger IC<sub>2</sub>. The values shown provide a minimum period of 100 ms. Other values can be used. An inverter IC<sub>3</sub> provides the required low-resistance output. The circuit is shown with a 555 timer, but any other timer can be used. Address pins A<sub>0</sub> and A<sub>1</sub> are connected to ground. Address pin A<sub>2</sub> is connected to the output of IC<sub>2</sub>.



NAME ①

40

4

10<sup>23</sup>


$\Sigma 126/4 = 40$

SECTION IN NUMBER SELECTION  
NO ADDRESSORS

A 1 (unselected)

A 2 (unselected)

A 6



1126/3

1126/2

1126/4

228 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

1 0

When simple RC reset circuits are not a practical choice for initializing a digital circuit, a couple of inverting gates, aided by several resistors and a capacitor, can do the trick. To properly initialize a digital circuit, a low-level reset pulse must be maintained for a finite time after a system's power supply has reached a nominal value. Since the time constant of the RC circuit must be longer than the power

supply's, a large timing capacitor may be required, which often proves undesirable.

The TTL gates solve the problem by triggering a reset pulse only after the power supply has reached its nominal value. What's more, although 74LS04 devices are shown in the figure, any spare NAND, NOR, or inverter gates can be used.

After power is applied to the circuit and the input threshold of inverter IC<sub>1</sub> is reached, the chip's output will sink current from the R<sub>3</sub>C network. The output of inverter IC<sub>2</sub>, which is low because of the high on its input, remains low until the output of the R<sub>3</sub>C network reaches the negative-going input threshold of IC<sub>2</sub>. A steady state condition is reached when the output of inverter IC<sub>1</sub> is low and the output of inverter IC<sub>2</sub> is high.


The values of resistors R<sub>1</sub> and R<sub>2</sub> determine the value of V<sub>CC</sub> that will trigger IC<sub>1</sub>. In this example, when V<sub>CC</sub> reaches 4.5 V, 2 V will be applied to the input of IC<sub>1</sub>, thus forcing that inverter's output low. Resistor R<sub>3</sub> and capacitor C determine the length of the reset pulse, which should be long enough for the application. If advanced low-power Schottky (ALS series) inverters are used, the value of R<sub>3</sub> must be less than 3 kΩ.

Resistor R<sub>4</sub> provides a current path for small amounts of leakage current that develop into the input of IC<sub>2</sub> or the output of IC<sub>1</sub> during power-up. That resistor also keeps the voltage at the input of IC<sub>2</sub> at approximately the value of V<sub>CC</sub> until the threshold of IC<sub>1</sub> is reached.

Since the actual gate input threshold voltage, (V<sub>T</sub>) is typically less than 2 V, the reset pulse produced by the circuit will begin before V<sub>CC</sub> reaches 4.5 V. If necessary, R<sub>1</sub> can be replaced by a zener diode (shaded circuit) to increase the value of V<sub>CC</sub> that will trigger IC<sub>1</sub>.

The values shown provide a minimum reset pulse of 100 μs. For other pulse durations, the formulas shown in the figure can be used. Although low-power Schottky (LS series) devices offer satisfactory performance, advanced low-power Schottky (ALS series) devices are recommended for their pnp emitter-follower inputs, which afford a higher input threshold and lower current consumption.

*Ed Derzawiec, Bipolar Applications Engineer,  
Motorola Inc., Bipolar Integrated Circuits Group,  
2200 W. Broadway Rd., Mesa, Ariz. 85202.*



Two TTL gates, four resistors, and one capacitor provide a low-level reset pulse for digital systems, such as microprocessors. Triggering a reset pulse after the circuit's power supply has attained its nominal value eliminates the need for a large timing capacitor in the RC network. An alternative input circuit (shaded) increases the value of V<sub>cc</sub> that will trigger inverter IC<sub>1</sub>.

RUN

BR4

BR5

BR6




NPR


INTR

SACK

BBSY

## BOOT MODUL





MMU

ADRESSEN DEKODER

21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

E<sub>42</sub>/8 (SW1) NOR

E<sub>43</sub>/8 NAND (1/0 PAGEL)

E<sub>51</sub>/8 NORND (MAP ADDS L)

E<sub>26</sub>/6 NAND

E<sub>36</sub>/6 AND (C 1/0H)


E<sub>36</sub>/11 AND C 1/0H & U10L

	1	7		0	1	0	1	7	7	7	7	7	6
	1	1	1	1	1	1	1	1	X	XXX	XXX	XXX	XX
	1	7		0	1	0	0	0	0	0	0	0	0
	1	7		7	5	7	7	7	7	7	7	6	
	1	7		7	7	7	7	7	5	6			

177777776

17757776



17000000



MC01	P2/41-B02	MA15	P2/4835
MA08 PBL	P1/36 + MBUS PBL	MA17	P2/4839
P1/2 - MC01	Logik	MA18	P2/4840
P1/2 - MC01	comparator	MA19	P2/4851
P1/2 - MC01	open	MA20	P2/4836

P1/2 - MC01  
P1/2 - MC01  
P1/2 - MC01  
P1/2 - MC01  
P1/2 - MC01

## MMU



## MERITIV MMU

Moduli no ornameciu 2: A in B. MPX  
A in B (predicou) RUP

1. meniu	34EPAR	34EMEM	34EMAP	34EHAP	SISTEM	GLOJIR
MPX A	2X PASS	PC = 2722 PAPER.RRG = 102791			PADE	1
RUP A						
MPX B	NE	NE			DE IN SUSP GRI U HACT PO BOOTU	(2)
RUP A	GRI	GRI				

SYSTIME ne gri ne gri ✓

RUP A


MPX A

RUP B

SISTEM SE DIVIGE  
2 DISKA  
BOO DERA  
FDZ DIVIGE  
AN BOOT DERA ZPD

(3)

(4)



**P1 DATA**

MD0	P1/9 - AC1
MD1	P1/8 - AD2
MD2	P1/17 - AD1
MD3	P1/16 - AE2
MD4	P1/20 - AE1
MD5	P1/25 - AF2
MD6	P1/21 - AF1
MD7	P1/13 - AH2
MD8	P1/5 - AH1
MD9	P1/3 - AJ2
MD10	P1/28 - AJ1
MD11	P1/12 - AK2
MD12	P1/37 - AK1
MD13	P1/39 - AL2
MD14	P1/29 - AL1
MD15	P1/26 - AM2
MC0L	<b>P2/4</b> - BUZ
M BUS PBL	P1/36 - MBUS PBL


P1/2 = MSYN when  
P1/9 = UC1L when connected for ecc  
P1/32 = SSYN when

**P2 ADDRESS**


MA0L	P2/2
MA1L	P2/13
MA2L	P2/15
MA3L	P2/11
MA4L	P2/7
MA5L	P2/3
MA6L	P2/19
MA7L	P2/21
MA8L	P2/25
MA9L	P2/29
MA10L	P2/31
MA11	P2/27
MA12	P2/17
MA13	P2/33
MA14	P2/35
MA15	P2/37
MA16	P2/38
MA17	P2/40
MA18	P2/38
MA19	P2/36
MA20	P2/34
MA21	P2/36

**MC0L P1/7**  
**MINIT P1/11**



### ORIGINAL SYSTEME MPC MODUL




B SSYN H = A



B MMSSYN



$\rightarrow$  BMC1L = HIGH  $40n \rightarrow 170n$



1519 - 1519

1519 - 1519

1519 - 1519

1519 - 1519

1519 - 1519

1519 - 1519

1519 - 1519




1519 - 1519

1519 - 1519


1519 - 1519

1519 - 1519



1519 - 1519





① CE draws C no to waste n zepth into -



DATI







BUSSYN 4

E18/L

E16/4

E16/5

E16/6

100n

DATI ČASOVNI DIAGRAM

izmerjeno

BUSSYN

E15/13

E16/12

C1L

E16/13

E16/11

100n

DATO ČASOVNI DIAGRAM

izmerjeno

MEDIATEV due 26.4.85

Program 34EMEM.SAV re nopolis & specimen

to go start time or when active:

RUN LIGHT OFF

System re duplex communication, start twice normally

NASTAVITEN ANTRUZATON

FILENAME ELEMENT DOS


L 200 ms inside 200

202

204

17765210 } 24 ms timeout

↓ portwise stack



to je nopolis start here in my duplex starts  
without previous position.

P LOAD BY L 200 start

10pm reg 157776 051415 177774 005362

Program ~~st~~ trip. 5362 timeout per testvoltage  
regidio 17772100 hop to 4 62

2562 4767 ←

2564 2574

5362 32737

5364 40

5366 176

176 ← SW REGISTER

5370

5372

5374

5374

5376

5222

172100

17772100

} 24ms Timeout

glej FILENAME 200

L 176 40000

WOP ON SUBTEST

L 200 S


Program teče v  
čakki, kar se izvede  
timeout in prav tako npr. parity reg.  
ne javi.

100	12706	LOAD SP
102	1500	
104	12737	LOAD PARITY
106	1	REGISTER
110	172100	
112	774	
4	100	PC
6	340	PSW

TRAP 5000

če je trap v področju trap rektorjev potem  
 R6 vsebuje zadujo lokacijo preden je procesor  
 padel v TRAP. Na to lokacijo se ustvari  
 log. analizator

CETAK SODA STEVICO V HODOV V HIGH ? E ODD IZHOD V L




Paritetna logika na MPC plošči

120ns



E13/3



E13/1



PAR ERROR

E12/5



E12/4


E12/8



E12/8

E12/9

PARITY ENTR NA ADD. 7256 47777  
PODÁTEK JE PŘEVLÉVÁN, PŘEVĚRTE BIT 50 NA PÁČKU



! POTREBNO JE PREVERIT!


JE MODUL V DOD V

GENEROVAT PŘEVĚRTE BITY!  
JEP VYSOKÝ VÝSTUP V POMOCI PŘÍK

MOV # 570, R0	12700
	570 ← odnosno kloc u spominije dator
MOV # 17777, R2	12702
	17777 ← dator, koji u apnije se od 1
MOV R2, (R0)	10210
MOV V(R0), R4	11004
BR	775

} upis u adresu, in  
čito u registrator.


### Operacije DATI, DATA cikla



MOV # 570, R0                    12700  
 570 ← odnes u kočku a upisuje doč  
 MOV # 17777, R2                12702  
 17777 ← doč, ki je upisuje na odr ↑  
 MOV R2, (R0)                    10210 } upis u odnos, in  
 MO V (R0), R4                11004 } čito v register.  
 BR                                775

### Operacije DATI, DATA cikla

ADR	DATA	PARITY	DATA	OK
1010	000000			
1010	010210			
0	0			
570	177777		00000000	1111 1111
570 0	0		10000000	1000 0000
1012	0			
1012	011004			
570	0			
570	0		01111111	1111 1111
570	177777			
1014	0			
1016	0			
1016	775			
0	0			
0	0			



BOOT TEST SENE IZVEDE

no	R4	SP	PC
0	173420	165212	165650 <

to lokacija u ne izvede niti  
zadnja lokacija, li u je izvedla  
je bila 165646, to bilo  
uporabljeno za pozicije analizatora  
PAZ LOKACIJA JE 544

Analizator pozivao  $x \dots x$   $\xrightarrow{\downarrow \text{SACK}} x_0 x \dots$

Processor se ustvari ker je SACK stekao u low gled timingu

2 analize trace-a ugotovimo:

Prekinjena je bila poveraca BA0

8837	<del>2</del>	5240
E64	<del>E</del>	E13

TRACE

165564	12705	MOV #165006, R5
165566	165006	
165570	12702	MOV #500, R2
165572	500	
165574	11503	MOV (R5), R3
165006	177777	
165576	5012	CLR (R2)
500	0	
165600	112512	MOV B (R5)+, (R2)
165006	100377	
500	177777	
165602	5202	INC R2
165604	112512	MOV B (R5)+, (R2)
165007	177777	
501	177777	
165606	5302	DEC R2
165610	23512	COMP @ (R5)+, (R2)
165006	177777	
500	177600	← ter bi moral biti same ene
165612	1015	BNE (z=0)
165646	000000	HALT

Introdukcje stanu w TRUKU

```
>INS $BRU  
>BRU /MOU/NOINI /VER  
FROM: MT:  
TO: DR:  
BRU - STARTING TAPE 1 ON MTO:  
  
BRU - END OF TAPE 1 ON MTO:  
  
BRU - COMPLETED
```

> SET VIC / [2,300]

> @SAM

Vstavno pr. 3  
[ctrl] e -> 002 VOM  
nce> ABO AT.

### EKVIVALENTNA INTEGRIRANA SVEZJA

DEC 8640	DS 864025	NATIONAL
DEC 8641	DS 8641	<del>11-00201</del>
DEC 8837	DS 8837	<del>11-002</del>
DEC 8881	96101	FAIRCHILD

# DELTA 800 CPU

Využívají konstanty v SPM

- 1) HEX kódového adresace na J1 kontakor
- 2) PAT SRN referenča


		BYTE SWAB SIVO - NOVÁ
		12VOR
K1-5 REG CLK H	E7/16	E112/11 <u>1 0 0 0 1 1</u>
K2-4 SP WRITE L	E7/15	E219/6 <u>1 1 1 0 0 0 1</u> <del>⊗</del>
K1-1 OUTPUT STORE L	E7/13	E54/8 <u>1 1 1 0 0 0 0</u>
K1-10 ENAB GR L	E7/12	E58/8 <u>1 1 1 0 0 0 0</u>
		F E 0 0 1 B <HALT>
		0 1 FF E B <HALT>

inverzního prebuff

\* může být R251, když ne máte CX levou (označte ex, je odmítnut)

B REG, BX REG

		12VOR				
K2-8 B MODE $\phi$ 0L	E3/9	E219/8	0	1	0	1
K2-8 B MODE $\phi$ 1L	E3/10	E219/6	0	0	1	1
K1-5 PROC CLK L	E3/11	E112/6	POMÍK DENSO	POMÍK LEVO	RUMENOVÝ	
K1-10 SHIFT IN BH	E54/2, E3/17	E74/7	HOLD	PARALEL LOAD	STRB	
K2-8 BX MODE $\phi$ 0L	E4/9	E186/4			MODRO RDEČA	
K2-8 BX MODE $\phi$ 1L	E4/10	E196/3				
K1-10 SHIFT IN BX H	E4/17	E74/9				



\* E71 má 15 m na zad

K1-5 REG CLK L

I2UOR

K2-8 AUX CONTROL = H

L

SSMUX  $\phi\bar{0}-\phi\bar{3}$  NA p2UC

CLK E11

K1-10 LOAD PSW LOW L

M9R

SSMUX  $\phi\bar{5}-\phi\bar{7}$  NA PSW  $\phi\bar{7}-\phi\bar{5}$

SSMUX  $\phi\bar{6}$  VPI5 TBIT

K2-9 FORCE KERNEL (1) H = L

MUX SSMUX 13, 12

K1-3 LOAD PSW H

M9R

VPI5 13, 12 14, 15

K15 REG CLK L

1 1 1 0 0 1 1 E112/3

K2-8 AUX CONTROL (1) L

0 1 1 1 1 1 0 E212/14

K1-10 LOAD PSW LOW L

1 1 0 0 0 0 1 E84/10

K2-9 FORCE KERNEL (1) H

0 0 1 0 1 0 1 PREPISE PSW 15, 14 v 13, 12 E214/2

K1-10 LOAD PSW HIGH L

0 0 1 0 0 1 1 E84/9

some

0



1

2

3

4

K1-1 SSMUX  $\phi\bar{3}H$




K1-1 SSMUX  $\phi\bar{2}H$



K1-1 SSMUX  $\phi\bar{1}H$

K1-1 SSMUX  $\phi\bar{0}H$

K2-8 AUX CONTROL L



K1-10 LOAD PSW LOW L



K2-7 LOAD PSWL

K1-10 LOAD PSW LOW L

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

→ SPN ADDRESS

- ✓ SPA0 E163/9
- ✓ SPA1 E163/7
- ✓ SPA2 E164/9
- ✓ SPA3 E166/7

ROMENO-ZEL  
BEZO-PJAVA  
BEZO-ZELEN  
ROM-ZELEZ

✓ K2-8 DISABLE UPPER BYTE H

E195/12 = low

K1-5 REG CLK H

E112/11

10011

K2-4 SP WRITE L

E213/6

11001

K1-10 GEN REG L

E86/9

10K L

Prevent TAP 30 (mobiliteit v High)

Prevent K2-10 ENABLS SR L E58/8 (= Low)

CLOCK 12 PULSE VZAMEMO E71 (74S157) in E112 74S37

→ VPIS V VBA REG

LOAD VBA

PIN E71/7



→ VPIS V PAR

J3 PIN 23 = WE



J3 PIN 25 = REG CLK

✓ J3/19 = MSB - BEZO-BUMENA

✓ J3/13 - ROMENO-PJAVA

✓ J3/17 - MODRO-PDECH

✓ J3/15 - SIVO-ROZA

→ BA REG MUX

K1-5 LOAD BAR E71/9

E195/9 → low

E103/ → ODSTRANITI

85568

OD  $\overline{WE}$  CLK  $\overline{OS}$ 

METHOD

0	X	X	0	OUTPUT STORE	data is endijoje adresir. logice.
X	0	$\sqcup$	X	WRITE	adresira od OD i $\overline{OS}$
0	X	X	1	READ DATA	podatke dobijaju se adresi
1	X	X	0	OUTPUT STORE	
1	X	X	1	OUTPUT DISABLE	} high impedance

SONDA	VPM34 SPM	Y-15 SPM	PDR LOAD	BA	VPM34	PDR
0	E112111 (read BA)	100M11	00111	1	1	1
1	E21116 (SPM WRITE)	110011	11111	1	1	1
2	E7117 (LOAD VBA)	00000M	11111	1	1	1
3	73122 $\overline{WE}$	111111	10011	1	1	1
4	$\overline{OS}$	011		111		
5	BA REVMUX EM/1	111111	111110	000		
		012345	6789	10		
6	LOAD PDR HIGH L	00		...0 001		
7	LOAD PDR LOW L	00		...0 001		

✓ 23-110 A1	DOP EIS ROM	E206	TIP 32x8
✓ 23-349 A9	DOP	E205	512x4
✓ 23-172 A2	DOP	E204	256x4
✓ 23-A22 A2	BRAUCH	E203	256x4
✓ 23-173 A2	SOP	E207	256x4
✓ 23-174 A2	SOP	E208	256x4

✓ 23-162 A2	E194	256x4
✓ 23-175 A2	E193	256x4
✓ 23-176 A2	E192	256x4

### INSTRUKCIJSKI DEKODER

ROM 34PA9 (512x4)      172 A2 (256x4)      PIN

A0	IR 12	IR 12	1	5
A1	DMØH	DMØH	0	6
A2	SMØH	SMØH	0	7
A3	IR DECODE(H)	IR DECODE (1) H	0	4
A4	BUT DEFL L	BUT DEFL L	1	3
A5	IR 14	IR 14	0	2
A6	IR 15	IR 15	0	1
A7	IR 13	IR 13	0	15
A8	FPAATTACHED		1	14

D1	IR CODE 00	X X	K2-6 SRC H	12
D2	MPC Ø5L	0 /	K2-6 MOV L	11
D3	MPC Ø6L	1 0	MPC Ø3L	10
D4	K2-7 MPC Ø7L	1 Ø	MPC Ø4L	9

C 2  
D 3

TBC MODUL JE JUĆUĆ  
V RAKO MIHOVEU (čitaj pisanje)

TIP INSTR.  
PRIMER HEX

TYP INSTR. PRIMER HEX	IR CODEE 001 100000021	MPC 09 MPC 08	MPC 07 MPC 06	MPC 05 MPC 04	MPC 04 MPC 03	MPC 02 MPC 01	MPC 00
MOV (SM $\emptyset$ *DM $\emptyset$ )	1	11 0 11 10 110					
1001 (MOV)	1	11 0 11 10 110					
DOP ( <u>MOV+SUB</u> ) MOD (SM $\emptyset$ *DM $\emptyset$ )	1	11 100 11110					
4001 (B15)	1	11 100 11110					
SUB ( <u>SM<math>\emptyset</math>*DM<math>\emptyset</math></u> )	1	11 101 10110					
E20A (SUB)	1	11 101 10110					
DOP (SM $\emptyset$ *DM $\emptyset$ )	1	11 010 11110					
E004 (SUB)	1	11 010 11110					
ILLEGAL	1	11 111 11000					
FFFFE	1	11 111 11110					
DOP NON MOD (M $\emptyset$ *DM $\emptyset$ ) (CM $\tau$ , BIT)	1	11 010 00110					
3001 (CM $\tau$ )	1	11 010 00110					

SPERANJE MIKROPROGRAMA POWER UP SEQUENCA

$$E220/1 = \text{CLR} \quad \alpha = 1$$

RUP MODUL

TEST 1 FZ 950 04.

TEST 2: 165054 12702

165056 165000


me pravno  
nordlys instr. → 165002 165000

10776

56736

165004

PORISIT ERROR LOGIKA



PRVEJŠI HPC MODUL 13.8.1985

GRALBEC ISOR

1-1 MB

(062) 25124

~~Povoljševotni hotel za vsebuš  
IVANUŠ 25.9.85~~

~~formu~~

TBC MODUL JE IVANUŠ DOSTAVIL V KRAJ  
V ROKU MIHOVCU (četvrt pravodajce) ZAČETEK NOVEMBRA

DELTA 800 CPU KONEKTOR J2-1 J2-2

	CRDA 2	RUMENIT 1
1 A		CRDA 2
2 B		MUDRA 1
3 C		ZBORNIT 1
4 D		RDECIT 1
5 E		MODRA 1
6 F		ORANIT 2.1
7 H		VIZULIC 1
8 J		
9 K		
10 L		
11 M		
12 N		

POSOČIL WRAP RODI, BIZJAK M. dn. 5.12.85  
(Uruguay)

ANALIZATOR DAS 9100 + ~~5~~ ~~4~~ (čisti) sonde  
(Uruguay) 7988-8.81.10 (an) 29H 18509

PROM F8040 tip 256x4 MENANT JERNIE  
 8 corzeyer po 25 elementov preved 6.12.1986 Helmut

~~UVAŠČI V JIVATJOV ŽUCAVI ŽC JUDON ČBT  
 NOVEMBER 1986 (eigentl. 1985) USUOMUS ŽKE V~~

24. 12. 87

DOCUMENT DIRECTORY	1 kos
TEST LIBRARY PROGRAMMING	1 -
SYSTEM OPERATION	1 -
TEST SET PREPARATION	1 -
TEST FIXTURE KIT	1 -
TEST PROGRAMMING	1 -
SYSTEM MANAGER'S GUIDE	1 -
INSTRUCTION MANUAL	1 -

PRETEL: DEMŠAR JANEZ  
OB.E.VZANJ

TANYAN J.  
za Prvnično

Prezel sem dokumentacijo dne 30.09.87

- Načrt CPU A800
- Kopije filka za ploščo
- Tabele ROM-ov
- Seznam elementov.

Naučil sem se dekodirat modul z analizatorjem.  
Tečaj sem končal 27.09.87

Družilo Dom.

BS 16 SPISOK MATERIAC A

74 S 260	20X
85 S 68	3X
S 244	20X
LS 00	20X
Am 2804	3X
Am 2841	8X
NMC21G7	40X + 20 + 20 + 20 + 20 + 20 + 20 + 20 + 22
S 472	10X
S 253	6X
Am 2818	20X
25LS252	8X
DM 745 253	25X
2907	4X + 7X + 42
74LS08	14X
74S32	9
LS 298	10
LS 243	10
DM 87S181	16
6381	17
FC 93419 PC	9
S 74	8
LS 175	10
S 157	7
6305	3
29841	10
S 257	10
S 240	7
LS 02	10
LS 87	10
LS 132	10

S 139	10X
LS 11	2X
S 240	3X
LS 10	10X
S 251	10X
S 04	15X
AM 28803	10X
LS 73	12X
H 01	1X
S 176	1X
LS 86	2X
LS 257	10X
2801	8X + 1 + 18
2809	10X
2716	4X
2904	<del>17</del> 17X
2901	<del>14</del>
MC 6808	9X
2532	2X
AM 2861	10X + 2
<del>SGS</del> M5517	<del>30</del> 15X + 15
6850	12X
MC 145107	4X
285200	20X
MMI 6349	3X
2923	10X
<del>2804</del> 2516	1X + 5X
281502	3X
28116	1X
28504	
LS 266	17X
AM 2811	20X

2816	8X + 1
2802	7X
28374	10X
29103	9X + 2
2810	2X
2904	1X
28LS374	6X
LS 253	15X
LS 273	8X
PAL 16 L2	3X
16 H2	1X
WW AUGAT QUAD	1X
AM 2820	1X

pedal  
Fitter?  
Pedal:

P. Kojan

32B

34  
31

28B1

which is to say some solution in the

46

1E

1C

1B

3L

0033

B

B

8

5

4

0333

0332

032F

41C1

41D1

get this by the smell

D

B

032A

4

3

2

28B1

28B1

28BD

28B9

28B7

A6D2

