

TREBAR A.



This boots drive 0 only.

```
777 172004 : 1000/012701   MOV # 176500, R1
                1002/176500
                1004/012702   MOV # 176504, R2
                1006/176504
                1010/010100   MOV R1, R0
                1012/005212   INC (R2)
                1014/105712   C: TST B (R2)
                1016/100376   BPL C
                1020/006300   ASL R0
                1022/001004   BNE B
                1024/005012   CLR (R2)
                1026/005200   INC R0
                1030/005761   TST 2(R1)
                1032/000002
                1034/042700   B: BIC # 20, R0
                1036/000020   MOV R0, 2(R2)
                1040/010062
                1042/000002
                1044/001363   BNE C
                1046/005003   CLR R3
                1050/105711   D: TSTB (R1)
                1052/100376   BPL D
                1054/116123   MOVB 2(R1), (R3)+
                1056/000002
                1060/022703   CMP # 1000, R3
                1062/001000
                1064/101371   BHI D
                1066/005007   CLR PC (HALT)
```

F650

F1746

F2806

F611

5. 6.

7 [310]

11

12

13

14

1300

PREVENTIVE
MAINTENANCE

Y 2.47 = 1¢
2.27
2.17

\$ 300
\$ 450

M 3000 L 04 4L BE 75F

TERMINAL

M 3000 04 04 BE75F

$$V = (C_1, C_2, \dots, C_n, a_1, a_2, \dots, a_n)$$

konstanta kati informasi polinomial

Informasi diberikan v polinomial abstrak

$a_1, a_2, a_3, \dots, a_n$ is informasi polinomial kati

$$P(x) = a_1 + a_2 x + \dots + a_n x^{n-1} \quad (1)$$

Contoh: Supaya mengetahui hal-hal mengenai 3 bilangan polinomial
sederhana ini perhatikanlah bahwa hot do is persamaan tersebut

INTEGRASI POLINOM

konstanta kati informasi hot do is persamaan tersebut kati is
dibuktikan dengan menggunakan metode

Perhatikan bahwa is polinomial polinomial $P(x)$ pada kati

$$P(x) = a_1 + a_2 x + \dots + a_n x^{n-1} \quad (2)$$

Perhatikan bahwa polinomial $Q(x)$ is

$$Q(x) = 1 + b_1 x + \dots + b_{n-1} x^{n-1} + x^n \quad (3)$$

Perhatikan bahwa polinomial $R(x)$ adalah is polinomial polinomial $P(x)$

$\times Q(x)$

$$P(x) = Q(x) \cdot G(x) + R(x) \quad (4)$$

$$R(x) = c_1 + c_2 x + \dots + c_{n-1} x^{n-1} \quad (5)$$

Contoh: Informasi polinomial

Informasi polinomial is kati polinomial is $C_1, C_2, C_3, \dots, C_n$

informasi kati kati polinomial polinomial $F(x)$ is informasi kati

$$F(x) = x^k \cdot P(x) + R(x)$$

STANDA NARAK

Hot do is kati $F(x)$ is kati kati polinomial polinomial $F(x)$

$$F(x) = x^k \cdot P(x) + R(x)$$

$$= Q(x) \cdot G(x) + R(x) + R(x) \quad (6)$$

$$= Q(x) \cdot G(x)$$

Contoh: Hot do is kati kati polinomial polinomial $F(x)$ is kati kati

informasi kati

CIKLIČNE KODE

$$V = (\underbrace{c_1, c_2, \dots, c_k}_{\text{kontrolni biti}}, \underbrace{a_1, a_2, \dots, a_m}_{\text{informacijski biti}})$$

Informacija izražena v polinomski obliki

$a_1, a_2, a_3, \dots, a_m$ so informacijski biti

$$P(x) = a_1 + a_2x + \dots + a_mx^{m-1} \quad (1)$$

Opomba: Čiprav magnetni trakovi prenosijo 9 bitne podatke paralelno in predstavljajo kot do 9 prenosov serijsko.

GENERATORSKI POLINOM

karacterizira ciklične kode in določa možnost ciklične kode za detekcijo in korigiranje napak.

Predpostavimo da je podoben polinom $P(x)$ pred kodiranjem

$$P(x) = a_1 + a_2x + \dots + a_mx^{m-1} \quad (2)$$

Generatorski polinom $G(x)$ je

$$G(x) = 1 + b_1x + \dots + b_{k-1}x^{k-1} + x^k \quad (3)$$

Residualni polinom $R(x)$ dobimo z deljenjem produkta $P(x) \cdot x^k$ z $G(x)$

$$x^k \cdot P(x) = Q(x) \cdot G(x) + R(x) \quad (4)$$

$$R(x) = c_1 + c_2x + \dots + c_kx^{k-1} \quad (5)$$

$Q(x)$ je kvocientni polinom.

Residualni polinom je ^{kontrolni} ~~kontrolni~~ polinom in $c_1, c_2, c_3, \dots, c_k$ so kontrolni biti. Kodiran podoben polinom $F(x)$ je izračen kot

$$F(x) = x^k \cdot P(x) + R(x) \quad (6)$$

DETEKCIJA NAPAK

Glede na močbe (4) in (5) portane kodiran podoben polinom $F(x)$

$$F(x) = x^k \cdot P(x) + R(x)$$

$$= Q(x) \cdot G(x) + R(x) + R(x) \quad (\text{mod } 2)$$

$$= Q(x) \cdot G(x) \quad (7)$$

Enačba (7) ^{dokazuje} ~~može~~ dokazuje, da je podoben polinom $F(x)$ deljiv z generatorskim polinomom $G(x)$.

Polinom $E(x)$ predstavlja ^{sprejem} vpliv sume na podatkovno.
 Če je sprejet podatkovni polinom $F'(x)$ potem je relacija med $F(x)$, $F'(x)$ in $E(x)$ naslednja:

$$F'(x) = F(x) + E(x) \quad (8)$$

$F'(x)$ se deli z $G(x)$ na sprejemni strani. Če ni napake (to je \bar{a} je $E(x) = 0$) potem močemo (8) podati:

$$F'(x) = F(x)$$

2 drugimi sredstvi deljenje se lahko izvede brez ostanka.
 Ostanki $R'(x)$ indicira, da $F'(x)$ vsebuje napako. Relacija je naslednja:

$$F'(x) = G(x) \cdot Q'(x) + R'(x) \quad (9)$$

$R'(x)$ je ostanki, ki ga dobimo z deljenjem $F'(x)$ z $G(x)$. To isti ostanki lahko dobimo tudi z deljenjem $F(x) + E(x)$ z $G(x)$


$$E(x) = G(x) \cdot Q''(x) + R'(x) \quad (10)$$

$R'(x)$ je SINDROM in ga uporabljamo za iskanje napak v bitov.

Upravljanje cikličnih kod pri magnetnih trakih

Kontrolni znaki ki temeljijo na principu cikličnih kod se uporabljajo kot CRC znaki na magnetnem traku za 800 bpi načinu kot ECC - CRC znaki in pomožni CRC znaki pri 6250 bpi načinu.

Če je generatorni polinom $G(x) = 1 + x^3 + x^4 + x^5 + x^8$ ima delilna veja naslednje oblike:




Če je n bitov informacije, ki vstopa v delilnik a_1, a_2, \dots, a_n lahko to izrazimo s polinomom.

$$P(x) = a_1 x^{n-1} + a_2 x^{n-2} + \dots + a_n \quad (11)$$

Če se neni podatki vstopajo po:

Organizacija delilnega verige, kjer podatki vstopajo v by tih, kot

je to v primeru magnetnih trakov vidimo na naslednji sliki:



Te primer kaže, da 8 bitov vstopa hkrati. Polinom $P'(x)$ ki pripada podotkornemu polinomu z n -bytom vhodnih podatkov je izražen z:

$$P'(x) = D_1(x) x^{n-1} + D_2(x) x^{n-2} + \dots + D_n(x)$$

$D_k(x) \dots$ je 8 bitni vhodni podatke za byte k , kjer je $1 < k < n$ biti $0 \sim 7$ pripadajo koeficientom $x^0 \sim x^7$ z ozirom posamezni $D_k(x)$

Na primer podotkorni polinom, ki ima 5 bytov podatkov dobimo na sledeč način:

BIT	0	1	2	3	4	5	6	7	POLINOM
BYTE 1	1	0	0	1	1	0	0	1	$D_1(x) = 1 + x^3 + x^4 + x^7$
BYTE 2	0	0	1	0	1	1	1	0	$D_2(x) = x^2 + x^4 + x^5 + x^6$
BYTE 3	1	1	1	1	0	0	0	1	$D_3(x) = 1 + x + x^2 + x^3 + x^7$
BYTE 4	0	0	0	1	1	0	0	0	$D_4(x) = x^3 + x^4$
BYTE 5	1	0	1	1	0	1	0	1	$D_5(x) = 1 + x^2 + x^3 + x^5 + x^7$

Podotkorni polinom $P'(x)$ se izračuna na naslednji način:

$$\begin{aligned} P'(x) &= D_1(x) x^4 + D_2(x) x^3 + D_3(x) x^2 + D_4(x) x + D_5(x) = \\ &= (1 + x^3 + x^4 + x^7) x^4 + (x^2 + x^4 + x^5 + x^6) x^3 + \\ &+ (1 + x + x^2 + x^3 + x^7) x^2 + (x^3 + x^4) x + \\ &+ (1 + x^2 + x^3 + x^5 + x^7) = \\ &= x^{11} + x^9 + x^8 + x^7 + x^5 + 1 \end{aligned} \quad (3)$$

Ostank, ki ga dobimo po deljenju $P'(x)$ z generatornim polinomom $G(x)$ je kontrolni znak.

Kontrolni znaki dobimo v obliki matričnih izrazov. Predpostavimo da so podotkorni znaki D_1, D_2, \dots, D_n in da je kontrolni znak c . Vsak znak je izražen kot polinom in vsak bit v znaka ustreza koeficientu polinoma

Kontrolni kodo $R(x)$ za bit k v seriji bitov dobimo na sledeč način:

$$x^k P(x) = Q(x) G(x) + R(x) \quad (4)$$

$P(x)$... podoben polinom, $Q(x)$... kvocientni polinom, $G(x)$... generator polinom

Relacija med njimi je naslednja:

$$\begin{aligned} R(x) &= x^k P(x) \text{ mod } G(x) \\ &= x^k (a_1 x^{n-1} + a_2 x^{n-2} + \dots + a_n) \text{ mod } G(x) \end{aligned} \quad (5)$$

To u dogaja pri paralelnem procesiranju vsakega byta. Če vstavimo C za kontrolni znak koda in 1 za kontrolni znak ($k=1$ ker ima kontrolni znak samo en byt) in podobni znaki D_1, D_2, \dots, D_n za informacijske bite

$$\begin{aligned} C &= x (x^{n-1} D_1 + x^{n-2} D_2 + \dots + D_n) \text{ mod } G(x) \\ &= (x^n D_1 + x^{n-1} D_2 + \dots + x D_n) \text{ mod } G(x) \end{aligned} \quad (6)$$

To ponazarja 1 bitno ciklično operacijo delilnega verja. Ostanki v shift registru se množi z x in deli z generatornim polinomom. Ostanki vstane v shift registru. Operacijo lahko izrazimo na sledeč način:

$$A = TB \quad (7)$$

B in A je vektorski shift registra: B pred shiftanjem, A po shiftanju.


T je matrika generatornega polinoma in u imenuje:

associated matrix ali timing matrix.

Na primer za generatorni polinom $G(x) = 1 + x^3 + x^4 + x^5 + x^8$ ima

$$T = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \end{bmatrix} \quad (8)$$

KAKO DOBIMO MATRIKO T



Predpostavimo, da register vsebuje 01100111

$$A = TB = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix} \begin{bmatrix} 0 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \end{bmatrix} = \begin{bmatrix} 1 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \end{bmatrix} \quad (9)$$

Rezultat enostavnega shifta je 10101111.

Če uporabljamo to metodo potem postavimo enačbo (6):

$$C = T^n D_1 + T^{n-1} D_2 + \dots + T D_n \quad (10)$$

C predstavlja ciklični kontrolni znak in $T^j D_k$ dobimo s shiftovjem podsklopnega znaka k, j krat. D_k je 1 byte kotnega matrika je:


$$D_k = \begin{bmatrix} d_1 \\ d_2 \\ d_3 \\ d_4 \\ d_5 \\ \vdots \\ d_n \end{bmatrix} \quad \begin{matrix} d_1 \text{ ustreza koeficientu } x^0 \\ d_2 \text{ ————— } x^1 \\ \vdots \\ d_n \text{ ————— } x^{n-1} \end{matrix} \quad (11)$$

V enačbi (12) dobimo ciklični shift s tem ko pristevamo podobne ostanku, nov ostanki dobimo na sledeč način:

$$C = T(T \dots (T D_1 + D_2) D_3) + \dots + D_{n-1} + D_n \quad (12)$$

PRIMER UPORABE CIKLIČNE KODE

Pri 8006pi CRC znak detektiva in kontrolna napaka. Znak se napiše v 4-to kolono za podsklopnimi znaki.




- 9 bitov v vsakem podsklopnem znaku M_1 do M_n so koeficienti polinoma M_1 do M_n in imajo naslednje lokacije v zapisi:
 Pozicija polinoma x^6 x^8 x^4 x^0 x^3 x^2 x^1 x^7 x^5
 Številka sledi 1 2 3 4 5 6 7 8 9

- 9 bitov v CRC znaku C , predstavljajo koeficiente polinoma C z isto oznako sledi.

- C se izračuna iz podsklopnega polinoma M_1 do M_n z uporabo generatornega polinoma $G(x) = 1 + x^3 + x^4 + x^5 + x^6 + x^9$ glede na naslednjo relacijo

$$C = (x^n M_1 + x^{n-1} M_2 + \dots + x^2 M_{n-1} + x M_n) + (1 + x + x^2 + x^4 + x^6 + x^7 + x^9) \text{ Mod } G(x).$$

Rezultat te enačbe je CRC znak. Če je število podsklopnih znakov sodno ima CRC znak liho pariteto in obratno.



- Tej enačbi pripada naslednja matrika:

$$C = T^n M_1 + T^{n-1} M_2 + \dots + T^2 M_{n-1} + T M_n + K$$

$$T = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix}$$

$$K = \begin{bmatrix} 1 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1 \\ 1 \end{bmatrix}$$

ECC ZNAK PRI 6250 bpi

Pri 6250 bpi ima podatkovna grupa 7 bytov podatkov in en bytek ECC s katerim popravlja napake v grupi.

- 8 bitov v vsotnem znaku D_1 do D_7 so koeficienti polinoma D_1 do D_7 in zoredajo naslednje sledi na traku:

Pozicija v polinomu $x^1 x^4 x^7 - x^3 x^6 x^0 x^2 x^5$


Številka sledi 1 2 3 4 5 6 7 8 9

Sled 4 vsebuje paritetni bit P neodvisno od ECC znaka.

- 8 bitov v ECC znaku E so koeficienti v polinomu E in imajo zoredajo iste sledi. Sled 4 nosi liho pariteto za ECC znak.

- E se izračuna iz podatkovnega polinoma D_1 do D_7 z uporabo generatornega polinoma $G(x) = 1 + x^3 + x^4 + x^5 + x^8$ glede na naslednjo relacijo:

$$E = (x^7 D_1 + x^6 D_2 + x^5 D_3 + x^4 D_4 + x^3 D_5 + x^2 D_6 + x D_7) \text{ mod } G(x)$$



- Tej enačbi pripade naslednja matrika:

$$E = T^7 D_1 + T^6 D_2 + T^5 D_3 + T^4 D_4 + T^3 D_5 + T^2 D_6 + T D_7$$

$$T = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix}$$

BIT	SUBGRUPA A				SUBGRUPA B			
0								
1								
2								
3								
4	D_1	D_2	D_3	D_4	D_5	D_6	D_7	E
5								
6								
7								
P	P_1	P_2	P_3	P_4	P_5	P_6	P_7	P_E

POMOŽNI CRC ZNAK

Pri 6250 bpi je na poziciji 7 nastavljen 9 bitni pomožni CRC znak za residualno podotkorno grupo v vrstem bloku in služi za detekcijo napak.

- 9 bitov v vrstem podotkornem znaku M_1 do M_n so koeficienti polinoma

M_1 do M_n in imajo naslednjo pozicijo:

Pozicija v polinomu	x^0	x^4	x^6	x^3	x^1	x^5	x^7	x^2	x^8
Štev. sledi	1	2	3	4	5	6	7	8	9

- 9 bitov v pomožnem CRC znaku N so koeficienti polinoma N ^{ki pripadajo} ~~z iste vrste~~ sledi na toku.


- N se izračuna iz podotkornega polinoma M_1 do M_n z uporabo generatorskega polinoma $G(x) = 1 + x + x^6 + x^7 + x^8$ glede na naslednjo relacijo.

$$N = (x^n M_1 + x^{n-1} M_2 + \dots + x M_n) + (1 + x + x^6 + x^7 + x^8) \text{ Mod } G(x)$$

- Pomožni CRC znak ima liho pariteto. Če ima N sodo pariteto, se putovi v liho pariteto z invertiranjem bita ne sledi 4

- Matematično enačbo je sledilca:

$$N = T^n M_1 + T^{n-1} M_2 + \dots + T M_n + K$$



$$T = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix}, K = \begin{bmatrix} 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 1 \end{bmatrix}$$

CRC ZNAK PRI 6250 bpi

CRC znak je razpisan 5 do 6 krat na koncu vsakega bloka za detekcijo napak

- CRC znak ima 9 bitov in je formiran iz naslednjih podskupin:

- * VSI PODATKOVNI ZNAKI
- * PADDING ZNAK (rezidualna podskupinska grupa in CRC podskupinska grupa)
- * POMOŽNI CRC znaki (brez ECC znakov)

- Koefficienti v podskupinskem polinomiu, razporeditev na trak in generatorski polinom
 ki se uporabljajo za formiranje CRC znaka pri 6250 bpi so identični tistim za 800 bpi.

- CRC znak ima liho pariteto, č. je vsota podskupinskih znakov, padding znaka v
 rezidualni podskupinski grupi in pomožnega CRC znaka liho se zohelici padding
 znak s ramini 0. lomi v prvi bytk CRC podskupinske grupe. Č. je vsota sodi
 se zapiše CRC znaka. Na to način noredimo do razločimosti znaki lihi.
 Identični CRC znaki so zohelizirani od 5-6 byta.

CRC podskupinska
 grupa

DATA-25 OR CMC	C	C	C	C	AUXILIARY	E
	R	R	R	R		C
	C	C	C	C		C

	x^0	x^1	x^2	x^3	x^4	x^5	x^6	x^7	x^8
800 bpi CRC	P	0	1	2	3	4	5	6	7
6250 bpi ECC	0	5	6	2	7	4	1	3	-
— " — Aux. CRC	5	2	6	P	7	1	3	0	4
— " — CRC	P	0	1	2	3	4	5	6	7

Relacija med pozicijo
 bita in stopnjo v
 polinomiu

KOREKCIJA NAPAK PRI 800 Bpi

Pri slednjem 800bpi načinu, lahko detektiramo napake na eni sledi s kombinacijo ciklične kode in VRC funkcije.


PRINCIP KOREKCIJE NAPAK

Polinom C za CRC znak se izračuna iz naslednje enačbe če so koeficienti podobenega polinoma M_1 do M_n med write operacijo:

$$C = T^n M_1 + T^{n-1} M_2 + \dots + T M_n + K \quad (1)$$

T je matrika, ki pripada generatornemu polinomu $G(x) = 1 + x^3 + x^4 + x^5 + x^6 + x^9$ in K je konstanta

$$T = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix}, \quad K = \begin{bmatrix} 1 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1 \\ 1 \end{bmatrix}$$



CRC znak se določi tako prečitatejo podatki $(n+1)$, če mi nobene napake pri čitanju, postane enačka 1 slediča:

$$K = T^n M_1 + T^{n-1} M_2 + \dots + T M_n + C \quad (2)$$

če mi nobene napake potem v CRC registru ostane vrednost 111010111.

Predpostavimo da je v podatkih napake M'_1 do M'_n in C' . Vrednost CRC registra (S_1) je slediča:

$$S_1 = T^n M'_1 + T^{n-1} M'_2 + \dots + T M'_n + C' \quad (3)$$

če je $S_1 = K$ smotamo da ni bilo napake.

Če dobimo napako zvezi šumo E_1 do E_n in E_c postane enačka:

$$M'_k = M_k + E_k \quad (k=1 \sim n \text{ in } C; \text{ v primeru } C, C' = C + E_c) \quad (4)$$

Enačka 3 postane:

$$\begin{aligned}
S_1 &= T^n M_1' + T^{n-1} M_2' + \dots + T M_n' + C' = \\
&= T^n (M_1 + E_1) + T^{n-1} (M_2 + E_2) + \dots + T (M_n + E_n) + (C + E_c) = \\
&= T^n M_1 + T^{n-1} M_2 + \dots + T M_n + C + \\
&+ T^n E_1 + T^{n-1} E_2 + \dots + T E_n + E_c \tag{5}
\end{aligned}$$

glede na enočbo (2), lahko modificiramo enočbo (5) na sledeč način:


$$S_1 + K = T^n E_1 + T^{n-1} E_2 + \dots + T E_n + E_c \tag{6}$$

Če je napaka le na eni sledi (npr. napaka na sledi ki ustreza stopnji x^2 , E_k ($k = 1 \sim n, c$)) lahko to izrazimo na sledeč način:

$$E_k = \begin{bmatrix} 0 \\ 0 \\ 1/0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix} \begin{matrix} \text{pozicija ustreza } x^0 \\ x^1 \\ x^2 \\ x^3 \\ x^4 \\ x^5 \\ x^6 \\ x^7 \\ x^8 \end{matrix} \quad k = 1 \sim n, c$$

V tem primeru u VRC napaka detektira v prečitanih podatkih.

Vraki znak se poriteto preveri (VRC check) ho u podatki čitajo, če ni nobene napake je vrednost 000000001. Če je napaka u vstori v shift register vrednost 000000001. Struktura tega registra je ista kot je verzija za generiranje CRC. Če ni nobene napake je vrednost, ki jo uvožemo 000000000. Ta shift register u imenujemo ERROR PATTERN register. Uvodni vektor v to register je P_k .



$$P_k = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0/1 \end{bmatrix}$$

Končni rezultat (S_2) v EP registru se lahko izrazi na sledeč način:

$$S_2 = T^n P_1 + T^{n-1} P_2 + \dots + T P_n + P_c \quad (7)$$

Če je VRC napaka, se v EP register ustavi 1 na mestu ki ustrezno X^8 .

Če lahko določimo do je v izrazu X^i napaka potem vnesemo E_k namesto P_k , do dobimo $S_1 + K$ vektor iz enačbe (6) v EP registru.

Ker ustovimo v EP register dejansko X^8 in se X^i premaknemo vrednost na desno za $8-i$. Relacija med E_k in P_k je izražena:

$$T^{8-i} E_k = P_k \quad (k=1 \sim n, c) \quad (8)$$

Iz enačbe (8), (6) in (7) dobimo:

$$\begin{aligned} S_2 &= T^n P_1 + T^{n-1} P_2 + \dots + T P_n + P_c = \\ &= T^{8-i} (T^n E_1 + T^{n-1} E_2 + \dots + T E_n + E_c) \\ &= T^{8-i} (S_1 + K) \end{aligned} \quad (9)$$

Rezultat (S_2) se zadržati v EP registru, rezultat (S_1) CRC registra pa se piše po mod 2 z (K) 111010111. Če dobimo sorpodobenje po shiftenju vsebine shift registra imamo sled no kateri je napaka v odvisnosti od št. premikov.


METODA ZA KOREKCIJO NAPAKE

Primer:

BYTE \ BIT	P	0	1	2	3	4	5	6	7
BYTE 1	1	1	0	0	0	0	0	1	0
2	0	0	1	0	1	0	1	1	1
3	0	0	1	0	1	0	0	1	0
4	0	0	0	1	1	1	1	1	0
5	0	1	0	1	0	1	1	1	0

GENERIRANJE CRC MED OPERACIJO VPISOVANJA

BIT BYTE	P	0	1	2	3	4	5	6	7	
	0	0	0	0	0	0	0	0	0	① začetna vrednost CRC registra
1. BYTE	1	1	0	0	0	0	0	1	0	② prvi podatkovni byte
	1	1	0	0	0	0	0	1	0	③ = ① + ②
2. BYTE	0	1	1	0	0	0	0	0	1	④ CRC reg se pomakne v desno za 1 bit <i>ROTATE POMIK glej sliko spodaj</i>
	0	0	1	0	1	0	1	1	1	⑤ drugi byte podatkov
	0	1	0	0	1	0	1	1	0	⑥ = ④ + ⑤
3. BYTE	0	0	1	0	0	1	0	1	1	⑦ CRC REG se pomakne za en bit v desno
	0	0	1	0	1	0	0	1	0	⑧ tretji byte podatkov
	0	0	0	0	1	1	0	0	1	⑨ = ⑦ + ⑧
	1	0	0	0	0	1	1	0	0	⑩ CRC REG SE POMAKNE ZA en bit v desno
	1	1	1	1						⑪ če je P=1, u biti 2 do 5 invertirajo <i>razlog! glej sliko</i>
4. BYTE	0	0	0	1	1	1	1	1	0	⑫ četrti byte podatkov
	0	0	0	0	1	1	1	0		⑬ = ⑩ + ⑪ + ⑫
	0	1	0	0	0	0	1	1	1	⑭ pomakne en bit v desno
5. BYTE	0	1	0	1	0	1	1	1	0	⑮ peti podatkovni byte
	0	0	0	1	0	1	0	0	1	⑯ = ⑭ + ⑮
	1	0	0	0	1	0	1	0	0	⑰ pomik CRC registra za en bit v desno
	1	1	1	1						⑱ če je P=1, u biti 2 do 5 invertirajo
	1	1	1	0	1	0	1	1	1	⑲ konstanta ko generiramo CRC K
CRC	0	1	1	1	1	1	1	1	1	⑳ = ⑰ + ⑱ + ⑲



PROCESIRANJE MED ČITANJEM NAPREJ:

CRC u tretira enako kot zapis, u ob hodu u u ga uposteva kot podatki. u mi uopake ostane v registru vrednost 111010111.

BIT	P	0	1	2	3	4	5	6	7	
DO PETEGA BYTA	0	0	0	1	0	1	0	0	1	⑩ Uveljav CRC registra, ko smo procesirali do petega byta,
	1	0	0	0	1	0	1	0	0	⑪ pomik za en bit v desno
	1	1	1							⑫ če je P=1 u biti 2 - 5 invertirajo
CRC BYTE	0	1	1	1	1	1	1	1	1	⑬ Prečitamo CRC byte
ZADNJA VRED V CRC REG.	1	1	1	0	1	0	1	1	1	⑭ = ⑪ + ⑫ + ⑬

u mi uopake uopake je uveljav CRC registra vedno 111010111.

Predpostavimo, da smo podotkle sprejeli nepravilno naprimer bit 4 v tretjem bytu in preklopi od 0 na 1 zaradi drop in napake. Četrta bit prelopa byta in CRC byta in preklopi iz 1 na 0 zaradi drop out napake:

drop in napaka: $\bar{c} \text{ gre } 0 \rightarrow 1$

drop out napaka: $\bar{c} \text{ gre } 1 \rightarrow 0$

PREČITANI PODATKI	ST. BITA								VCR NAPAKA	
	P	0	1	2	3	4	5	6		7
BYTE 1	1	1	0	0	0	0	0	1	0	
2	0	0	1	0	1	0	1	1	1	
3	0	0	1	0	1	(1)	0	1	0	X
4	0	0	0	1	1	1	1	1	0	
5	0	1	0	1	0	(0)	1	1	0	X
CRC byte	0	1	1	1	1	(0)	1	1	1	X

CRC ima sodo pariteto \bar{c} je st. podotkoma bitov liho


TRACK 1
TRACK 2
...

Pri operaciji čitanja, se v CRC register prenese nova vrednost istočasno pa se izvede VRC kontrola. Znak napake (error pattern) se upiše v EP register.

Logika EP registra je podobna tisti iz CRC registra.

Ureje za generiranje znaka napake

EP register



Zodnja vrednost v CRC registru je 111011010 in ne 111010111, kar indicira napako. Zodnja vrednost v EP registru je 101110010 \bar{c} je VRC napaka. To vrednost se imenuje ERROR PATTERN.

PREČITANI PODATKI	CRC REGISTER POZICIJA BITOV								VRC NAPAKA	
	P	0	1	2	3	4	5	6		7
	0	0	0	0	0	0	0	0	0	
BYTE 1	1	1	0	0	0	0	0	1	0	
	1	1	0	0	0	0	0	1	0	
BYTE 2	0	1	1	0	0	0	0	0	1	
	0	0	1	0	1	0	1	1	1	
	0	1	0	0	1	0	1	1	0	
BYTE 3	0	0	1	0	0	1	0	1	1	
	0	0	1	0	1	(1)	0	1	0	X
	0	0	0	0	1	0	0	0	1	
BYTE 4	1	0	0	0	0	1	0	0	0	
				1	1	1	1			
	0	0	0	1	1	1	1	1	0	
	1	0	0	0	0	1	0	1	0	
BYTE 5	0	1	0	0	0	0	1	0	1	
	0	1	0	1	0	(0)	1	1	0	X
	0	0	0	1	0	0	0	1	1	
CRC byte	1	0	0	0	1	0	0	0	1	
				1	1	1	1			
	0	1	1	1	1	(0)	1	1	1	X
	1	1	1	0	1	1	0	1	0	

zčetna vrednost CRC registra

Prvi prečitani byte

✓

shift desno za 1 bit

drugi prečitani byte

✓

shift desno za 1 byte bit

tretji prečitani byte

✓

Pomik desno 1 bit

Če je P=1 no biti 2 do 5 invertirani.

četrti prečitani byte

✓

shift desno za 1 by bit

peti prečitani byte

✓

shift o desno za 1 bit

Če je P=1 in invertirajo biti od 2 do 5

VRC napaka na ECC byte

✓

BYTE	EP REGISTER (BIT POZICIJA)								VRC	
	P	0	1	2	3	4	5	6		7
1	0	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	0	
2	0	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	0	
3	0	0	0	0	0	0	0	0	1	X
	0	0	0	0	0	0	0	0	1	
4	1	0	0	0	0	0	0	0	0	
				1	1	1	1			
	1	0	0	1	1	1	1	0	0	
	0	1	0	0	1	1	1	1	0	
5	0	1	0	0	1	1	1	1	1	X
	0	1	0	0	1	1	1	1	1	
CRC	1	0	1	0	0	1	1	1	1	
				1	1	1	1			
	1	0	1	1	1	0	0	1	0	X

zčetna vrednost EP registra

1. BYTE BREZ NAPAKE

✓

SHIFT DESNO ZA 1 BIT

2. BYTE BREZ NAPAKE

✓

SHIFT DESNO ZA 1 BIT

VRC NAPAKA 3. BYTE

✓

SHIFT DESNO ZA 1 BIT

ČE JE P=1 SE INVERTIRA BITE 2 DO 5

NI NAPAKE NA 4. BYTU

✓

EP REG SHIFT DESNO ZA 1 BIT

VRC NAPAKA 5. BYTE

✓

POMIK DESNO ZA 1 BIT

ČE JE P=1 SE BITI 2 DO 5 INVERTIRAO

VRC NAPAKA V CRC BYTU

✓ (zodružja vrednost v EP registru)

Detekcija napake sledi (sledit z napako)

Na kateri sledi je napaka detektiramo iz zdruge vrednosti iz CRC in EP reg. Error znak v EP registru ostane neizpremenjen, vsi biti iz CRC registra razen bitov 2 in 4 pa se invertirajo. Potem primerjamo vsebino EP in CRC registrov. Če se vsebini ne ujemata se vsebina v CRC registru shifta in zopet primerja.

	P	0	1	2	3	4	5	6	7
ZADNJA VREDNOST V EP REGISTRU	1	0	1	1	1	0	0	1	0
ZADNJA VREDNOST V CRC REGISTRU	1	1	1	0	1	1	0	1	0
	1	1	1		1		1	1	1
	0	0	0	0	0	1	1	0	1
POMIK V DESNO	1	0	0	0	0	0	1	1	0
				1	1	1	1		
	1	0	0	1	1	1	0	1	0
POMIK V DESNO	0	1	0	0	1	1	1	0	1
POMIK V DESNO	1	0	1	0	0	1	1	1	0
				1	1	1			
	1	0	1	1	1	0	0	1	0

Kontrolna pri generiranju CRC je $K = 110110111$

Kontrolna vsebina odstopa od CRC vrednosti. Vse bite razen bitov 2 in 4 invertiramo. PRVIČ PRIMERJAMO Z EP NE SOVPADA. Če je $P=1$ se biti 2 do 5 invertirajo.

DRUGA PRIMERJAVA SE NE UJEMA

TRETA PRIMERJAVA SE NE UJEMA

ČE JE $P=1$ INVERTIRAMO BITE OD 2 DO 5

ČETRTA PRIMERJAVA SE UJEMA

Operacijo lahko ponovljamo do 9 krat, če vsebina se vedno ni ujemala po izvojanju 9-te primerjave, pomeni, da imamo več napak. Sled na kateri je napaka se identificira iz števila primerjav.

Spodnje tabela kaže primerjavo med št sledi in št primerjav.

ŠT PRIMERJAV	1	2	3	4	5	6	7	8	9
PREDNO JE PRIŠLO DO SOVPADANJA									
ERROR BIT NR. PRI FORWARD READ	7	6	5	4	3	2	1	0	P
ERROR BIT NR. PRI BACKWARD READ	P	0	1	2	3	4	5	6	7

Ker se v zgornjem primeru ujemata vsebini obeh registrov v 4-ti primerjavi pomeni, da je napaka na sledi št 4.


PRENOS INFORMACIJE O NAPAKI

Napako detektivni kontroler, podobne o napaki po pošlje programski besedilni informacijo.


KOREKCIJA NAPAKE

Ponovno čitanje avtomatično popravi napako na spodnjem postopku.

- READ in READ BACKWARD ukaz detektira CRC napako.
 - SENSE komanda zbere informacije o napakah na traku.
 - BACK SPACE in SPACE ukaz prenje (revizija) trak za 1 blok.
 - Request track in Error komanda prinese 1 byte informacije na traku v MTC. V MTC in informacije o napaki shranijo v ET register
 - Read in READ BACKWARD komanda in povezuje na REQUEST TRACK in ERROR komando. Če je detektirana VRC napaka v MTC, in prihodek je bil v ET registeru invertirajo in podatki o napaki in prenesajo v kanal.
- Pri pravljeni korekciji postane vrednost v CRC registeru 111010111




CRC REGISTER



KOREKCIJA NAPAK PRI 1600 BPI


Korekcija napak pri tem načinu uporablja kordurovidni način za določanje sledi v kateri je napaka in po portetni bit namesto ciklične kode. Korekcija lahko izvedemo le za eno sled

Pri PE metodi ne moremo polni invertirajo enkrat ali dvakrat za vsak bit. V krožnem: vedno dobimo read signal iz ushe sledi med read operacijo. Če je signal nižji kot je standardni nivo olivja če read putz ni v pravi poziciji, potem je sled pri tehnik popojih napočna (napočna in trochn). Vertikalno morajo imeti podobni liko porteto. Če je napočna samo na ^{eni} sledi in če detektiramo byte napočna porteto in bit na tej sledi invertira in podatke o napočni in pošlje v glavni pomnilnik. Postopek korekcije je prikazan na spodnjem diagramu.



KOREKCIJA NAPAK PRI 6250 BPI

Pri tem načinu lahko konviramo napake na dveh sledih likoviti.




Podatkovna grupa ima 7 podbitov in ECC byte

Vsak byte ima liko pariketo.

ECC ni izračun s ciklično kodo na sledič način:

$$ECC = T^7 D_1 + T^6 D_2 + T^5 D_3 + T^4 D_4 + T^3 D_5 + T^2 D_6 + T^1 D_7 \quad (1)$$

$$g(x) = 1 + x^3 + x^4 + x^5 + x^8$$



$$T = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \end{bmatrix}$$

GENERACIJA ECC MED VPISOVANJEM

- ECC register se briše
- 1 BYTE \oplus ECC \rightarrow ECC
- 1 BIT zluft (rotote) v desno, $\bar{0}$ je BIT 0=1 in biti 3-5 invertirajo.
- ECC BYTE dobimo s ponovljenjem zgorajjih ^{dveh} korakov 7x.
- Dropout je paritetni bit (pravilna stalnica) bit toliko do je vrsto uvelj bytov in ECC byte liha (to je PE)

PROCESIRANJE MED ČITANJEM NAPREJ

S_1 (syndrome 1) predstavlja rezultat paritetne kontrole v vsakem bytu.
 S_2 (syndrome 2) je rezultat ECC kontrole. Če ni napake lahko S_1 in S_2 izrazimo na sledeč način

$$S_1 = 0 \quad (2)$$

$$S_2 = T^7 D_1 + T^6 D_2 + T^5 D_3 + T^4 D_4 + T^3 D_5 + T^2 D_6 + T D_7 + \text{ECC} = 0$$

S_1 se generira na isti način kot ECC. ECC byte in vrste kot byte 8.

Procedura je naslednja:

- ECC register se zbrisa
- 1. byte podoben \oplus ECC \rightarrow ECC
- 1 bit rotote desno. $\bar{0}$ je bit 0=1, in biti 3-5 invertirajo.
- Drugi in tretji korak ponovimo 7x
- končno rezultat \oplus ECC = S_2

~~Če~~ Predpostavimo, da pride do napake na i -tem in j -tem ^{bitu} sledi. Te napake se detektirajo s pomočjo napake, kot dropout ali kot neveljavna koda. Če E_i in E_j predstavljajo vektor napake na i -tem bitu in j -tem bitu potem lahko postanimo naslednje enačbe.

$$S_1 = E_i + E_j \quad (3)$$

$$S_2 = T^i E_i + T^j E_j \quad \text{mi tem je } 0 \leq i < j \leq 7 \quad (4)$$

Če enačbi (3) in (4) dobimo:

$$E_i = S_1 + E_j \quad (\text{mod } 2) \quad (5)$$

$$E_j = \frac{1}{1 + T^{j-i}} (S_1 + T^{-j} S_2) \quad \boxed{\text{glej stran 23}} \quad (6)$$

1... identitetna matrika

Či je $M_{j-i} = \frac{1}{I + T^{j-i}}$ in $S_3 = S_1 + T^{-i} S_2$ potem

postave enačbo (6) $E_j = M_{j-i} S_3$ (7)

Či no podane vrednosti i in j potem dobimo E_i in E_j z S_1 in S_2 .

Postopek je naslednji:

- S_1 se premakne v levo za i krot in potem se izvede XOR z S_1 , da dobimo S_3
- Izberemo M_{j-i} , ki pripada vrednosti $j-i$
- E_i dobimo z enačbo (7)
- E_j dobimo z enačbo (6)

Pri čitanju moraj


$S_3 = S_1 + T^{7-i} B S_2$ $B S_2$; S_2 pri čitanju moraj.

S_3 dobimo s premikanjem $B S_1$ v desno za 7 krot. Nadalujc operacije so identične tistim za čitanje naprej.

PRIMER ZA KOREKCIJO NAPAK

BIT	D1	D2	D3	D4	D5	D6	D7	ECC
0	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1
2	1	1	1	1	1	1	1	0
3	(0)	1	(0)	(0)	1	1	1	1
4	1	1	1	1	1	1	1	0
5	1	1	1	1	1	1	1	0
6	1	1	(0)	1	1	(0)	1	0
7	1	1	1	1	1	1	1	1

PARITETNI
ERROR



Ker je S_1 paritetni veljator, ga lahko izrazimo na sledeč način:

Zaporedje koicje paritice: Vzporedje so pri D_1, D_4 in D_6

S_2 določimo iz izraza: (E)

$$S_2 = T^7 D_1 + D^6 D_2 + T^5 D_3 + T^4 D_4 + T^3 D_5 + T^2 D_6 + T D_7 + ECC$$



BIT	0	1	2	3	4	5	6	7
initial	0	0	0	0	0	0	0	0
BYTE 1	1	1	1	0	1	1	1	1
	1	1	1	0	1	1	1	1
BYTE 2	1	1	1	1	0	1	1	1
	0	0	0	1	0	1	0	0
BYTE 3	0	0	0	0	1	0	1	0
	1	1	1	0	0	1	1	1
BYTE 4	1	1	1	1	0	0	1	1
	0	0	0	0	0	0	0	0
BYTE 5	0	0	0	0	0	0	0	0
	1	1	1	1	1	1	1	1
BYTE 6	1	1	1	1	1	1	1	1
	1	1	1	1	1	1	1	1
BYTE 7	1	1	1	1	1	1	1	1
	0	0	0	1	1	1	1	1
ECC	1	1	0	1	0	0	0	1
$S_2 =$	1	0	1	0	1	0	0	1

$$S_2 = \begin{bmatrix} 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \end{bmatrix} \begin{matrix} \text{bit 0} \\ \\ \\ \\ \\ \\ \\ \text{bit 7} \end{matrix}$$

Če so mi oredovani T enake 0
 in mesta, da mi uporabi v
 podobnem polju.

Če predpostavljamo, da je $i=3$ in $j=6$, potem S_2 preuredimo
 v LEVO 2 ECveje za i krot (3 krot)

~~$$S_2 = \begin{matrix} 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\ \textcircled{1} & 0 & 1 & 0 & 1 & 0 & 0 & \textcircled{1} \\ T^{-1} S_2 = & 0 & 1 & 0 & 0 & 0 & 1 & 1 \\ T^{-2} S_2 = & \textcircled{1} & 0 & 0 & 0 & 1 & 1 & 0 \\ T^{-3} S_2 = & 1 & 0 & 0 & 1 & 0 & 1 & 0 \end{matrix}$$~~



BIT	0	1	2	3	4	5	6	7
$S_2 =$	1	0	1	0	1	0	0	1
	└───→			1	1	1		
	1	0	1	1	0	1	0	1
$T^{-1}S_2$	0	1	1	0	1	0	1	1
$T^{-2}S_2$	1	1	0	1	0	1	1	0
	└───→			1	1	1		
	1	1	0	0	1	0	1	0
$T^{-3}S_2$	1	0	0	1	0	1	0	1

$$S_3 = S_1 + T^{-3}S_2 = \begin{bmatrix} 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1 \end{bmatrix} = \begin{bmatrix} 1 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 \end{bmatrix}$$

$$S_1 = E_i + E_j \rightarrow E_i = S_1 + E_j \pmod{2}$$

$$S_2 = T^l E_i + T^j E_j$$

$$S_2 = T^l (S_1 + E_j) + T^j E_j$$


$$S_2 = T^l S_1 + T^l E_j + T^j E_j$$

$$S_2 + T^i S_1 = (T^l + T^j) E_j$$

$$E_j = \frac{1}{T^l + T^j} (S_2 + T^i S_1) \cdot \frac{T^{-l}}{T^{-l}}$$

$$E_j = \frac{1}{I + T^{j-l}} (T^{-l} S_2 + S_1)$$

$$E_j = \frac{1}{I + T^{j-l}} (S_1 + T^{-l} \cdot S_2)$$



Kalau soburno matritse
 T, T^1, T^2, \dots, T^8

Grupa matrits $M_{j-i} = \frac{1}{I + T^{j-i}}$

$$M_1 = \begin{bmatrix} 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{bmatrix}, M_2 = \begin{bmatrix} 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\ 1 & 0 & 1 & 0 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 \\ 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \end{bmatrix}, M_3 = \begin{bmatrix} 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \end{bmatrix}$$

$$M_4 = \begin{bmatrix} 0 & 1 & 0 & 1 & 1 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 \\ 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 \\ 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\ 1 & 1 & 1 & 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 \\ 1 & 0 & 1 & 1 & 1 & 0 & 1 & 1 \end{bmatrix}, M_5 = \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 1 & 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \end{bmatrix}, M_6 = \begin{bmatrix} 0 & 0 & 1 & 1 & 1 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \\ 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\ 0 & 1 & 0 & 1 & 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 1 & 1 & 1 & 1 & 0 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 \\ 0 & 1 & 1 & 1 & 1 & 1 & 0 & 1 \end{bmatrix}$$

$$M_7 = \begin{bmatrix} 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\ 1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 \\ 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 \\ 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 1 & 0 & 0 & 0 \end{bmatrix}$$

Opozorila: Urednosti so i in j dobivamo iz trake pointerja

Kadar je $i=3$ in $j=6$ u E_6 izrazi na sledeci nacini:

$$E_6 = M_3 \cdot S_3 = \begin{bmatrix} 1 & 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \end{bmatrix} \cdot \begin{bmatrix} 1 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 0 \\ 0 \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \end{bmatrix}$$

- Ustrezno
ECC
D7
D6
D5
D4
D3
D2
D1

↑ sledi

$$E_3 = E_6 + S_1 = \begin{bmatrix} 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 1 \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 1 \end{bmatrix}$$

- Ustrezno
ECC
D7
D6
D5
D4
D3
D2
D1

↑ sledi

Urednosti vektorja ustrezajo mestom napake ~~na~~ v kolonah ECC, D7, D6, D5, ..., D1. Tisti byte, ki ima enico je napacen. Sledit 3 ima napake v 1., 3. in 4. byte. Sledit 6 ima napake v 3. in 6. byte

Error track pointer - delitev napake na sledi

Či hočemo izvajati korekcijo na dveh sledih moramo vedeti katere sled ima napako. Error track pointer u setira pod naslednjimi pogoji:

- PMQSE ERROR Fazna razlika med vrhovi impulzov
- SKEW ERROR Preveliki skew na sledi
- INVALID CODE Prirotaet kode, ki ne spada v .5/4 kodo v čem vitanju
- TIME SENSE "OFF" ā ni peak impulsa potem, ko je signal nivo za citenje v low.

Preverova med ECC dimenzijo in bitom

Definirano je na naslednji način:

STOPNJA POLINOMA	1	X	X ²	X ³	X ⁴	X ⁵	X ⁶	X ⁷
ECC dimenzija	0	1	2	3	4	5	6	7
Binarni bit	0	5	6	2	7	4	1	3
Številka sledi	7	1	8	5	2	9	6	3

Druge primeri:


Neopola na eni sledi: ECC lahko detektira in korigira neopole na eni sledi brez track pointerja. Detekcija in korekcija se izroja s pomikovanjem S_2 na enak način kot pri NRZI. Sled 2 neopole detektiramo s primerjavo med S_1 in 2 izračunajo 2 S_1 , potem pa u biti, ki pripadajo S_1 invertirajo.

Neopola na P sledi Če je neopola ravno na tristi sledi, ki nosi zapis podatke ($S_2 = 0$), tedaj podatni bit ni ustrezno S_1 invertirano.



V primeru neopole na dveh sledih in če error track pointer hodi na podatno sled potem neopole korigiramo z izračunom S_1 in S_2 po naslednjih enačbah

$$S_1 = E_i + E_p$$



$$S_2 = T^i E_i$$



CRC 16
1100 4
1011 3
1010 A



CRC CCITT



CRC 12

Algoritam za računanje CRC mediant
za poljubne polinome
Pretimo je počosna ker obdeluje bita bitom

```

CRC = 0
FOR I = 1 TO N
IF (DATA (I) . EXOR. (CRC . AND. 1)) = 1 THEN FEED = 1
ELSE FEED = 0
CRC = CRC * 2
CRC = CRC . EXOR. FEED
NEXT

```

serted in slot 4, connector C and D it is possible for 11/34A CPU to BOOT UP and operate normally. When connector with wire bridges is inserted to the DELTA 800 CPU it grounds the top 4 inputs to the KI-MUX and converts the DELTA 800 CPU to the equivalent of 11/34A. When running test programs this system performs as standard 11/34A. Upon the POWER UP the console device should print the contents of R0, R4, SP, PC and a prompt character (P) indicating it is ready to input command. If there is no prompt character here are following possibilities:

- 1) The CPU did not pass the GO-NO GO test. The RUN light should be ON. If the RUN light is OFF the detection of abnormal error is indicated (double bus error...).
- 2) The AVD 01-C or console device are not operational.
- 3) The TBC module is not operational.
- 4) Backplane is bad.

If there is a printout of prompt character examine location 173000. If it is possible to examine this location start at 173000. There should be another printout of registers R0, R4, SP and PC. If there is no printout the following may be bad:

- 1) AVD 01-C
- 2) TBC
- 3) D800
- 4) backplane

If there is a prompt then you can add RUP, MPC and MPE256. Now with the power on there should be a register and prompt printout. Verify that the operations as deposit and examine of memory locations is possible. Use commands described earlier in this manual. If it is not possible to check the memory locations there might be a fault in one of the modules:

- 1) MPE256
- 2) RUP
- 3) MPC
- 4) backplane


Remove the MPE256 and insert another one to the second slot of the DD 11-MK backplane. If the prompt does not appear at the power up there is probably a fault at one of the modules:

- 1) RUP
- 2) MPC
- 3) backplane
- 4) MPE256
- 5) D800
- 6) TBC

PDP 11 INTERFACE

① PREVOSI PRI KATERIH JE KONTROLER SLAVE

2 namenom da prenašamo že postavljene (določene; set-up) breme v kontroler, ali pa, da nadziramo status kontrolerja, PDP11 (procesor) iniciira prevos v katerem je on bus master. PDP11 procesor postavi določeno address (odnosa registre v kontrolerju) na adresni bus, postavi signale COL in C1L na ustrezne nivoje in postavi BBSYL in MSYNL.
 Kontroler komparira adresni bus A04 - A17 - to je tisti del adrese, ki je skupen vsem registrom kontrolerja, z address, ki je programirano z jumperjem. Ko detektira enakost gre ADDR → HIGH



V odgovoru na aktivni BBSYL in na SSSYL signal ~~potem~~ povzroči ADDR high da do FPLA SLAVE signal na visokim nivojem, kar povzroči interrupt mikroprograma. Pri SLAVE low signalu so sprejeti latch-i bus transceiverjev enableirani in sledijo podatkom na PDP11 podatkovnem busu. To omogoča prejem podatkov iz PDP11 procesorja v kontrolerjeve registre.

$C1=0$ indicira prenos v smeri proti PDP11 procesorju. DGATE gre v LOW pri sovpadanju ~~signalov~~ ADDR \rightarrow High, BBSYL in MSSL. To pomeni da gredo podatki iz dato transceiver latchov na PDP11 ~~in~~ dato bus.

Ko je SLAVE high, ko vsaki mikroinstrukcija, ki ne disolira mikroprogramske interrupt funkcije, sledi JUMP v interrupt service mikroinstrukcijo. Točna lokacija ki jo krmilimo se določa z A01 do A03 adresnimi biti (ki specificirajo, kateri register je adresiran in z C1 bitom ki indicira v katero smer gre prenos. Brej krmiljenje prevzame mikroinstrukcija, ki izvaja prenos med PDP11 podatkovnim busom in določenim internim registrom mikroprocesorja. Če je C=1 potem gre prenos iz PDP11 busa v register. V tem primeru bo to mikroinstrukcija izvedla DBUS external source dekodirni signal, ki je potreben da prenamemo podatke iz PDP11 busa v latch na notranje D00 do D15 linije za loadanje v odrejeni interni register.

Če je $C0=C1=1$, potem se prevzame samo spodnji ali pa samo zgornji byte poč glede na stope A00 adresnega bita.

Če je $C1=0$ potem mikroinstrukcija ~~omogoča~~ ^{povzroči} ODBUS external destination dekodirni signal, ki je potreben da se pošlje podatke iz odrejenih internih registrov na driver latch dato transceiverjev.

Ne glede na smer prenosa pa mikroinstrukcija povzroči SSSYL signal. Kot odgovor na to signal

na FPLA do ISSYN v High in zaključni SLAVE (High) signal.
ISSYN high postavi PDP 11 SSYNL signal v aktivno stanje.
Signal ISSYN in \overline{DGATE} (za prenos v smeri procesorja) sta v
aktivnem stanju dokler PDP 11 procesor ne zaključni aktivnega
MSYNL signala v odgovor na aktivni SSYNL signal.

DMA prenos:

Vsaki prenos med pomnilnikom in kontrolerjem u izvaja z NPR.
Preden pride do tega pa mora mikroprogram prenesti kontroler in
informacijo o pomnilniški adresi na bus končevanje. Poleg tega
pa mora veljati, da če prenosimo podatkovno besedo v pomnilnik
moramo na bus končevanje pripeljati tudi podatke.

16 LS bitov PDP 11 pomnilniške adresse preverimo iz mikroprocesorja
preko FBUS00 ~ FBUS15 linij na addressne končevanje.

Dva MS adresna bita in kontrolni bit CL preverimo iz mikropro-
cesorja preko linij FBUS03, FBUS04 in FBUS02 na končev-
lotch. Bit CO je hard wired in u istočasno vpiše v lotch.

Signal **BAR** in **CTRL** kontrolita address končevanje in lotch-e.

ODBUS je external destination delodirni signal ki kontrolita data
lotch driverje s podatki ki jih sprejme po linijah FBUS00 ~ FBUS15
iz mikroprocesorja.


ko je informacija že v lotchih postavi mikroprogram NPR flag
stan, da do kontrolni signal **SNPR**

ko je PDP 11 pripravljen da izbere naslednjega bus master derque NPGH
signal. Če ni nobene ugovora z višjo prioriteto zahteva Bus, potem sprej-
memo **NPGHIN** signal. Če je **INPR** v High to indicira da ima
kontroler NPR. **NPGHIN** povzroči da u interna NPG linija postavi
na nizki nivo. Če je INPR v Low u NPGHIN signal postavi
preko vrat v NPGHOUT u naslednji lower priority ugovori.

Kot odgovor na NPG high FPLA preklopi **ISACK** signal
na High nivo. To zaključni NPRL signal in izda **SACK** signal
z aktivnim nivojem da potrdi izhor kontrolerja kot naslednji bus master

Kot odgovor na SACKL signal PDP11 pošlje HPQH signal
 2. ISACK n high FPLA preklopi IBBSY signal na vhod
 nizov kotor hitro pre BBSY n low, kar indicira da je
 prejšnji bus master prepustil kontrolo.

PDP11 BUS.



ko se IBBSY preklopi na high, gre BBSYL v low in BBSY v high. Pri IBBSY in BBSY high in SSYN low (low indicira da je prejšnji bus slave kompletat prejšnje transakcije, kontrolni FPLA preklopi **ACGATE** v low, IMSYN v high in konča ISACK signal. Pri ACGATE low se informacija, ki je bila prej v control in address transceiver lokalno preme na unibus in v PDP spomenu. hor, i indicirano z CI signalom.

DGATE signal gre v low in stem sprosti podatke na unibus. Signal **IMSYN** (v high) gre MSYNL na unibus s pismeno izmenitvijo.

Kot odgovor na MSYNL premmilike sprejme podatke ki jih da kontroler, slipa da na podatkovna vodilo podatke ki jih sprejme kontroler. in potem portovi SSYNL v določeno nivo. SSYNL portovi SSYN v high.

Kadar gre do podatki iz PDP 11 kontrolerja, se podatki iz PDP 11 busa premorejo v sprejemni latch. Ta latch je enableiran z IMSYN signalom. Za to smer prenosa, je \overline{WNPRI} poročen v low s prvim robom SSYNL signala iz PDP 11 pomnilnika. To ~~isto~~ preline mikroprocesor in ko je to interrupt servisiran se buso sprejetimi podatki preme iz sprejemni latchov v mikroprocesor. Med servisiranjem interrupta se ob končanem \overline{INT} in $\overline{WRNPRIR}$ signalov iz mikroprocesorja, sprosti \overline{CLOCKC} ki resetira \overline{WNPRI} . \overline{INT} indicira, da se je začel interrupt service. $\overline{WRNPRIR}$ je multivizivna verzija \overline{WNPRI} .

Za vrh prenosa v določeno smer, se resetira INPR flag z \overline{SSYN} . Ko je SSYN v high FPLA konca IMSYN, ACGATE in DGATE in IBBSY signale po tem vrstnem redu.

Ko FPLA preklopi IBBSY v high se aktivira Bus timeout funkcija. Ta funkcija omogoča zaključek prenosa in postavitve error bita če kontroler odpreva neobstoječo pomnilniško lokacijo. Če pride do tega minimuma SSYNL odziva. Če je IBBSY v high za cca

15 μ s potem bus timeout funkcija resetira BUSTO in NXM. Kot odziv na BUSTO (high) signal pa FPLA zahteva vsake prenosne signale ne da bi prihajalo na SSYNL. Ko IBBSY preklopi na low in BUSTO resetira. Non existent memory flag signal NXM ostane aktivna dokler ga ne resetira CLR signal iz mikroprocesorja.

BUS REQUEST / INTERRUPT SEKVENCA

Med to sekvenco kontroler izvede interrupt pdp 11 procesorja in postavi interrupt vektor addresso na PDP 11 podoben bus. Ta addressa pride na D00 do D15 linije mikobusa. Ti podatki pridejo kot poročila **VECTOR** zunanjega izvora delodajnega signala iz mikroprocesorja. To vektor je nastavljen z jumperji.


Bus request sekvence se začne ko mikroprocesor izda **SINT** signal. Ta signal pride iz mikroprocesorskega kontrolnega delodajnega setra **IBR** flop. Ta postavi PDP 11 BR5L linije v aktivni nivo. Standardna postavitve jumperjev na kontrolni konfiguracijski kontroler, da komunicira preko level 5 bus request linije. Vendar se lahko to spremeni z jumperji.

Ko je PDP 11 pripravljen, da se odzove na request na BR5L liniji, postavi BR5H signal v visok nivo. Če mi nekdo naprave na nižji prioriteti bi bi soliterota transakcija na busu se sprejme BR5HIN signal. Če imamo IBR high, kar indicira da imo kontroler bus request (pending), BR5HIN signal povzroči, da se ustavi BR5 linija preklopi na high nivo. (Če je IBR low, se BR5HIN signal pošlje na BR5HOUT linijo k naslednji napravi z nižjo prioriteto.

Neomocene BR5HIN linije in povezajo direktno na pripodopce BR5HOUT linije)

Kot odziv na BR5 signal da FPLA ISACK signal z nizkim HIGH. Ta konca aktivni BR5L signal in postavi PDP 11 SACKL na aktivni

nivo s čemer pironu na zvonje izbira kontrolerje kot naslednji bus master. Kot odziv na aktivni SACK signal, PDP 11 terminira BG5H signal.



Ko je SACK v high, FPLA preklopi IBBSY na visok nivo, koder kontroler je BBSY preklopi v low, kar indicira, da je prejšnji bus master prebustil kontroler na bus-u. Ko se IBBSY preklopi v high in PDP 11 BBSYL linija znova postane v nizki nivo. Sedaj je kontroler Bus master.

Če je IBR, ISACK in IBBSY v high, kontrolni FPLA preveri SLAVE signal v mikroprocesor, s čemer indicira da je prevzel kontrolo nad unibusom. Mikroprogram mora tedaj odgovoriti s tem, da load-a PDP 11 interrupt vektorško adresu na bus driverje lotch in da odda \overline{SSYN} signal.

Bus driver lotch se prevzamejo podotli iz internega vodila FBUS00-15 kot odziv na \overline{ODBUS} signal iz mikroprocesorjevega destination decoderja. Signal \overline{SSYN} pride iz porabnega decoderja ki ga ima mikroprocesor.

Kot odziv na \overline{SSYN} signal, kontrolni FPLA terminira SLAVE signal, preklopi $\overline{D GATE}$ signal na nizki nivo, terminira ISACK in postavi INTR signal na visok nivo. $\overline{D GATE}$ signal low povzroči do \overline{INTR} interrupt vektor na unibus.

INTR high signal po postavi microbus interrupt linije na aktivni nivo. Kot odziv na aktivni INTR signal, PDP11 sprejme odnoso, ki je bila postavljen na podoben bus in postavi SSYN linijo na aktivni nivo. Kot posledica tega poje do SSYN ob \uparrow resetu IBR. Odziv na \uparrow SSYN FPLA terminira INTR, \overline{DGATE} in IBBSY signale in prarame kontrolo na PDP11 busu. PDP11 potem zloži SSYN signal in konpletira sekvenco.

Če ne sprejmemo SSYN v 15 μ s potem ko je bil postavljen IBBSY timeout vseje izda signal NXM.

MIKROPROCESSOR

Mikroinstrukcije se delijo na:

- 1) Sekvenciranje mikroprograma
- 2) Za interve mikroprocesorske operacije
- 3) I/O kontrola

SEKVENCIranJE MIKROPROGRAMA


CWR = CONTROL WORD REGISTER

Mikroinstrukcije, ki se nahajajo v CWR se izvršijo v času CLOCK A. V CWR se mikroinstrukcija vpiše ob \uparrow Clock A, tako je mikroprogramska sekvenca določena z adresnim signalom ki ga v mikroprogramski pomnilnik preko CSA00 - CSA09 linij.

Adresa lahko pride na mikroprogramski pomnilnik iz dveh izvorov: 1) mikroprogramski kontrolni modul **2910**
2) interrupt address rote in mux.

Koder se ne izvaja interrupt, se odnosa mikroprogramskega pomnilnika določa z mikroprogramskim kontrolnim modulom.

2910 izvaja eno izmed 16 adresnih funkcij glede na vhodno kodo, ki jo dobimo preko linij IO do I3 iz odgovarjajočega kodnega mura.




knjižnica,

Vhod v to mux je CWR literal-inhibit bit CWR39=1, podobni vhod pa so biti CWR12 ~ CWR15 ki skozi mux nastopajo na I0 do I3 vhode 2910.

Kadar je CWR39=0 to pomeni da polje CWR0-CWR15 vsebuje konstanto, tedaj z eno samo izjemo pripeljeemo na I3 do I0 kodo 1110. ^{CONTINUE} Izjema nastopi, če je bila predhodna mikroinstrukcija JUMP to DIRECT. V tem primeru je \overline{VECT} low med prejšnjo mikroinstrukcijsko periodo, tako da je to low level sprožen v \overline{VECT} flip flopu ob startu tehoči mikroinstrukcijske periode. To je \overline{VECT} sprožen pride na liniji I3 do I0 vrednost 1010 ^{CRTN} če je CWR39=0. Kadar izhodi mikroprogramskega kontrolnega modula krmilijo control store address (CSA) potem voh 5 clock A vnise CSA+1 v programski števec. Toho ~~je~~ toliko časa dokler je izbran programski števec kot izvor in izhod mikroprogramskega kontrolnega modula mikroinstrukcije izvojoja seveda. Z namenom da uvedemo branch lahko izberemo za izhod D, RIC, ali STK

condition return



D označuje direktni vhod linij D0-D9. V primeru jump to D/VECT
 adresne funkcije takrat prišel na CWR00 - CWR09 na linije D0-D9.
 Pri jump-to-D/VECT adresni funkciji povzroči VECT low signal, da se
 vredino veljavnega registra na katerega lokacija kažejo ^{biti} CWR00 - CWR01
 ki jih prišel na vhode D0 do D3 namda CWR00 do CWR03. Na to
 način lahko skočimo na katerekoli izmed 16 lokacij v tabeli katere
 obrno je specificirana s CWR04 do CWR09 biti.

PC je trenutna vredina register/counterja. Pri adresni kodi 1100
 se register counter napelje iz direktnih vhodnih linij D0 do D9
 Pri drugih adresni funkcijah kodah se testira zero status in se uporablja
 za določanje adresne funkcije. V teh primerih če PC ≠ 0 se delumentira.

STK označuje lokacijo STACK-a na katerega trenutno kaže stack pointer
 kodah in izvaja BRANCH, lahko PC vrednost postavimo v stack in
 jo uporabimo kot povratno adresno. PUSH operacija inkrementira
 stack pointer in vpiše PC v na novo adresno lokacijo. STK
 lahko izberemo kot izvor adresne z ali pa brez POP operacije. POP
 operacija dekrementira STK potem ko je bila izvedena adresiranje.
 Continue funkcija ima kodo 1110, ki jo prišel na I3 do I0 linije
 Adresni ko je CWR35 = 0 in če predhodna instrukcija ne vsebuje jump to D/VECT
 adresnega načina, potem koda 1010 izbere popolni skok (return).

Za večino obratnih funkcijah kod se izvrtuje jump če je CWR10 = 1 ali pa
 če je zadostno testirani pogoji, ki ga specificirajo biti CWR16 - CWR18.
 Biti 16-18 se uporabljajo za izbrano 8 popojnih bitov ki so v registru,
 ki se ^(obnovijo) loada ob vrhem clock A upada.

Če je CWR11 = 1 potem se dovolji skok, če je izbrani popojni bit
 ustrezno stanju "true". Če je CWR11 = 0 potem se dovolji skok če
 je izbrani popojni bit ustrezno stanju FALSE. Testiranje pogojev
 ob koncu mikoinstrukcijske periode (N-1) se uporablja za enablevanje
 jump-a ob koncu mikoinstrukcijske periode N.

Vredina lokacije v vektor fole registra se uporablja

za to da se lahko izbere skok na eno izmed 16 lokacij v tabeli. Vektor register v tej lokaciji dobijo informacije iz mibblor na FBUS00 - FBUS03 iz mikroprocссора pod kontrolo mikroprocссора I/O funkcije. V jeli v oprijem ob \overline{OSREQ} signalu na adresu CWR04 in CWR05. Ob startu vsake mikroinstrukcijske periode CLOCK A skopi mikroinverzcijski register na trenutno stanje za naslednje signale ki pomenijo interrupt pojave:

\overline{SLAVE} , \overline{WUPRI} , \overline{INIT} , \overline{TRDY} in \overline{RIR} . Pomen teh signalov je naslednji:

LOW - AKTIVNO STANJE
JE POGOJ ZA INTERRUPT
VRSTNI RED PO PRIORITY

INST. ADDR HEX
 MIB C1 A03 A02 A01

\overline{SLAVE}	Če je \overline{IBBSY} v high, PDP11 procesor deluje kot bus master in adresira kontrolnej register.	3EX
	Če je \overline{IBBSY} low potem je kontroler master bus master med request/interrupt sklopu	3FC
\overline{WUPRI}	Judicira, do njo sprejeli SLAVE SYNC iz PDP11 sproženo med NPD sklopu v kateri njo podoble preverli iz PDP11 sproženo v kontroler	3F3
\overline{INIT}	Judicira, do je PDP11 \overline{INITL} signal obtinen	3F4
\overline{TRDY}	To je drive je v stanju NOT READY in ni njo njo posloli komanda za premiti	3F5
\overline{RIR}	Read input ready.	3F6

Zskodi mikroinverzcijskega registra so skodi v priority encoder, ki je enable kodor je CWR35=0. To je priority encoder enable in sprožena skoda ali več obtinili interrupt signalov, potem dobimo na skodu signale \overline{INT} in \overline{INT} . \overline{INT} signal izabira skodna vrsta mikroinverzcijskega kontrolnega module Z910, \overline{INT} signal pa enable interrupt vrsta in multiplexer, ki daje interrupt address na CSA00 do CSA09.


Tisti interrupt signal, ki ima najvišjo priority določa izbrano interrupt address. Kodor je mikroinverzcijske vrstje \overline{SLAVE} signal obtineno, z njo izbira interrupt address tudi od stanja \overline{IBBSY} signala ki identificira transakcijo v kateri je PDP11 bus master in kjer je kontroler bus slave. Ta pogoj formira interrupt address

na 3EX, kjer je $X = \overbrace{C3}^{MSB}, \overbrace{A3, A2, A0}^{LSB}$

mer prenosna odnosa kontrolerjevega registra

Kakor sta \overline{SLAVE} in \overline{IBSY} oba low to pomeni da je kontroler bus master med request/interrupt selvenco, di kadar je SLAVE high in en je obitven koten izmed low priority interrupt signodor, potem je interrupt odnosa 3FY. V tem primeru je Y dolocena A0 A1 A2 izhodi iz interrupt enododaja.

INTERNE OPERACIJE MIKROPROCESORJA



Nibble swapp pomeni da least important nibble prelozimo na MSB nibble pozicijo in Dbusu vrh ostal nibble prelozimo po je prelozimo na eno nibble pozicijo nizje.

DBUS BIT	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
FBUS BIT	03	02	01	00	15	14	13	12	11	10	09	08	07	06	05	04

CWR			SELECTED SOURCE		CWR			FUNCTION	CWR			DESTINATION
38	37	36	R	S	34	33	32		30	29	28	
0	0	0	A	Q	0	0	0	R+S	0	0	0	Y → FBUS, Q
0	0	1	A	B	0	0	1	S-R-1	0	0	1	Y → FBUS
0	1	0	0	Q	0	1	0	R-S-1	0	1	0	Y → B, A → FBUS
0	1	1	0	B	0	1	1	RVS	0	1	1	Y → FBUS, B
1	0	0	0	A	1	0	0	R & S	1	0	0	Y → FBUS, Y _i → B _{i-1} Q _i → Q _{i-1}
1	0	1	D	A	1	0	1	R & S	1	0	1	Y → FBUS, Y _i → B _{i-1}
1	1	0	D	Q	1	1	0	R + S	1	1	0	Y → FBUS, Y _i → B _{i+1} Q _i → Q _{i+1}
1	1	1	D	0	1	1	1	R + S	1	1	1	Y → FBUS, Y _i → B _{i+1}

Carry input = low "0".

20 shift up operacije n evokira end around carry iz ^{R15 no R0} Q15 no Q0 kot odziv na CWR 29 high.

20 shift down operacije n puzljejo ^{R15} ~~hard wired 0~~ no R15 kot odziv na CWR 29 low.

CPLB je clock no less significant byte section

CPUB je — " — more — " —

Ob prevodu iz PDP 11 v interni mikroprocesor sta CPLB in CPUB inhibirana. Med byte transferom po razpisovanju med signalom CO (high) in BYTE low povzroči do sta CPLB in CPUB inhibirana, glade na status AO.

Med prevodom po unibusu ho PDP 11 deluje kot bus master CO high indicira single byte transfer. Mikroprocesor izloča BYTE low signal. AO je LSB odziv na unibusu. AO=0 identifikira prenos spodnjega byte in se uporablja za inhibiranje CPUB.

AO=1 identifikira prenos zgornjega byte in se uporablja za inhibiranje CPLB.

I/O DEKODERJI

Imamo 3 dekodere ki dajejo signale za zunanje kontrolne funkcije ali pa aktivno zunanje izvore in ponore.

External control functions decoder:

CWR 19 17 16	LOW ACTIVE
1 0 0 0	$\overline{\text{BYTE}}$
1 0 0 1	$\overline{\text{SSYN}}$
1 0 1 0	$\overline{\text{SWPR}}$
1 0 1 1	$\overline{\text{SINT}}$
1 1 0 0	$\overline{\text{FICLR}}$
1 1 0 1	$\overline{\text{CLRIR}}$
1 1 1 0	$\overline{\text{GETDLE}}$
1 1 1 1	$\overline{\text{WRST}}$

EXTERNAL SOURCE DECODER

CWR 39 22 21 20		
1 0 0 0	$\overline{\text{VECTOR}}$	PDP-11 interrupt-vector source
1 0 0 1	$\overline{\text{DBUS}}$	Receiver izhodi iz PDP 11 podatkovnih tranzistorjev
1 0 1 0	$\overline{\text{TWDTA}}$	Write data buffer reg.
1 0 1 1	$\overline{\text{TRDTA}}$	Read data buffer register
1 1 0 0	$\overline{\text{NSFTL}}$	Nibble swap gates
1 1 0 1	$\overline{\text{TSDTA}}$	Tape drive status gate
1 1 1 0	$\overline{\text{PEDOS}}$	Phase encoded data gates
1 1 1 1	$\overline{\text{MDDTA}}$	Mode data gates

EXTERNAL DESTINATION DECODER

CWR 31 26 25 24		
1 0 0 0	$\overline{\text{OSREQ}}$	Vector register file
1 0 0 1	$\overline{\text{CTRL}}$	PDP 11 Control transistor driver latch
1 0 1 0	$\overline{\text{WDREQ}}$	Write data buffer register
1 0 1 1	$\overline{\text{BAR}}$	PDP 11 address transistor driver latch
1 1 0 0	$\overline{\text{FCREQ}}$	Tape control register
1 1 0 1	$\overline{\text{MDREQ}}$	mode register
1 1 1 0	$\overline{\text{QDBUS}}$	PDP 11 data bus transistor driver latch
1 1 1 1	$\overline{\text{PWST}}$	Phase decoder FIFO control register on PE option board.

TAPE DRIVE INTERFACE

MODE CONTROL, TAPE DRIVE SELECTION AND TIMING

Eden izmed stvari tape drive-ov in različnih parametrov so mode se specificira z bytom ki uga vpiše v mode register z mikroprocusorjem.

To bytu u vpišemo na vhodnih byte output linijah mikroprocusorja.

$\overline{\text{FBUS 08}} + \overline{\text{FBUS 15}}$ in u vpiše v mode register kot odziv na

~~MOD~~ $\overline{\text{MDREQ}}$ signal iz mikroprocusorja

$\overline{\text{FBUS 15}}$ SC1 } ti biti kontrolirajo PDP 11 CO in CA linije indicijsko smer
 $\overline{\text{FBUS 14}}$ SC0 } pomore podatkov, kadar kontroler igra vlogo bus master
 naprave.

FBUS13 DES Kador je odbranu NRZI način ti biti dolozajo gostoto zapisu
FBUS12 DE8 no traku

DE8 DES

0	0	7 sledi	200 BPI
0	1	7 sledi	556 BPI
1	0	7 sledi	800 BPI
1	1	9 sledi	800 BPI di 7 trah MIBBLE način.

FBUS11 O/EP8 0 = odd parity, 1 = even parity

FBUS10 HID za 1600BPI phase-encoded/800 BPI, NRZI drive
HID = 1 specificira 1600BPI phase-encoded način.

FBUS09 SE1 } Tape drive selection bits
FBUS08 SE0 }

Trije PROMi dajejo signale, ki kontrolirajo način, kape drive sekvijo in timing. Štiri izmed petih adresnih bitov ki ustrezajo v PROM so: SE0, SE1, DES in DE8 (to so biti iz mode registra. Peti adresni bit ki je vhod v PROM je $(PE) = \overline{HID} + \overline{NRZS}$, kjer je HID bit iz mode registra, NRZS pa je krmiljen iz PE kartice.

Frekvenca 48 CLK signala je določena s petimi PROMi vhodni no $\div 2$ flip flop in oscilator/koti multiplikator, ki določa frekvenco 48 CLK signala. Ta signal, ki se uporablja na Phase encoded option kartici, mora biti 48 ~~kHz~~ kot bit rate, kadar je phase-encoded mode odbran. 48 CLK signal daje rate vhod v programirni delilnik ki daje signale ~~TGAP~~ TGAP CLK in WRSTBCLK signale.

TGAP CLK se uporablja za delitev GAP no traku.

2x 4x bit rate za NRZI način

8x — " — PE način

WRSTBCLK je clock vhod no write stroke lopika in mora

2x bit rate za NRZI način

4x — " — PE — " —

Konstante za delovanje daje 8 signalov iz C16 pona. Oba signala **TGA PCLK** in **WRST BCLK** sta odvisna tako od programiranega delilnega faktorja, kot od 68CLK razmerja.

Bit rate je produkt hitrosti tokov in gostote pometa. Vrohi izmed 4 tape drive enot deluje s fiksnim hitrostjo. Programi so programirani do kodor izberemo določen tape drive in določimo gostoto zapisa dobimo bit rate ki je produkt hitrosti izbranega obrusa in izbrane gostote.

Druga karakteristika vrolega tape drive je format zapisa 7 sledi ali 9 sledi. Eden izmed Programov daje 7TRK signal ki identificira format zapisa ki je imo poravnani drive. Ta signal se uporablja kot bit v TAPE DRIVE STATUS WORD, ki je lahko uporabljen z mikroprocenjem. Drugi izhodišče PROM-a (ki služi za izbrano način) se uporablja kot biti v MODE WORD - ki je lahko čito mikroprocen. Ta beseda gre na JUProc. input data bus linije D00-D11 kot odgovor na MDDTA signal iz mikroprocenja.

BIT NA D-BUSU	BIT	
D11	$\overline{SEL1}$	Izbran je tape drive 1
D10	$\overline{SEL2}$	————— " ————— 2
D09	$\overline{SEL3}$	————— " ————— 3
D08	$\overline{SEL0}$	————— " ————— 0
D07	NR2S	NRZI način izbire signala iz izbranepe tape drive-a preko PE kortice
D06	IBM PK	zo 9 sledni format, specifikira da je uporabi byte vrohe ročnolmske besede vpisan ali preciten 1. znaka no traku spodnji byte po v drugi znaki na traku
D05	NIB MODE	zo 7 trčni format, specifikira da je roč. beseda razdeljena na 4 nibble ki se upišejo no zaporedno mesto na traku (ali no u čitajo z zgih.
D04	(DATA LOST)	med čitanjem traku mo izgubili podolhe mod nou proe requestu kir pa misno poročamo senzini (to signal dobiamo ob tape read funkciji)
D03	1600	izbran je 1600 bpi PE način
D02	SPD2	to je most significant bit hitrosti traku
D01	SPD1	(MSB-1) tape speed
D00	SPD0	LSB bit hitrosti traku

SEL0 do SEL3 signali gredo no daiveje ki kontrolirajo izbrano signalov so 4 tape drive enote ($\overline{SEL0}$ do $\overline{SEL3}$). Normalno so SEL0 do 3

zaporedno dekodirane SE1 do SE0 vrednosti 00, 01, 10, 11. Prav tako lahko programiramo tako, da dobimo določeno relacijo med SE1 - SE0 vrednostmi in SELO do SEL3 signali. V tem primeru se izlona logičnega tope drive (SE1 - SE0) razlikuje od istane fizične tope drive enote, ki je dojejo SELO do SEL3 signali. Imamo možnost generiranja, s katero lahko prikličemo \overline{SELO} do $\overline{SEL3}$ signale na ($\overline{SELO*}$) do ($\overline{SEL3*}$) tako da ti signali predstavljajo logično istane kolon.

Izhodni signal iz promena PE ENB gre na PE kortico in specifikira PE način delovanja.

HI DEN gre na drive ki kontrolira $\overline{PE/NRZ}$ linijo na tope drive.

Izborna 1600 BPI PE / 800 BPI NRZ drive.

Write stroka logika se aktivira ko pre **WOR** signal v high, kar pomeni da je zrak pripravljena v izhodnem registru FIFO za zapis zraha. To je kombinacija OUTPUT ready signalov FIFO registra.

Če je WOR high v času \uparrow WRSTBCLK, potem dobimo ARCLK pulz, ki mu sledi WRSTB pulz za vsake dva WRSTBCLK impulsa.

ARCLK se uporablja za prenos zraha iz izhodnega registra FIFO v register ki krmili podobno linije tope drive enote

WRSTB potem stroka zrak v tope drive enote.

(Za PE metodo imamo prenos 2 zraha in med vsako periodo pulza do dveh WRSTB impulsov). (Pravi podatki se prenesajo v prvi polovici v drugi polovici se u prenesu komplement. To pomena forma kodiranja oblika. Z namenom, da dobimo dvojno prenosno hitrost je razumeje za WRSTBCLK izbrano 4x bit rate za samo kodirano način ki je bolomenjšer pri)

Ko pošljemo zadnji zrak zapira na tope drive je WOR low v naslednjem \downarrow WRSTBCLK. To pomeni write stroka logika


do bi dole WRSTB pulz. Če je PEEMP low, kar indicira, da je NRZ1 način aktiviran, potem ~~write operation~~ ~~recevira impulz~~ **WARS** to je impulz za vrstovno write operacijo.

Kodori je enostavno 2 DQIN iz toge kontrol registra tedaj ~~do~~ logična linija delotivna GAP akumulira sestavek TGAPCLK impulzov, ki so se pojavili med zaporednimi RDSTB impulzi. Pri NRZ1 načinu GAP u dobivni 3 bitov avopčo sestavek do 12, kar pomeni da naslednji TGAPCLK aktivira TGAP. TGAP potem ostane recitivna deler mikroprocesor ne recivira DQIN. Logično so detekcijo pop & deluje na identični način tudi v primeru PE samo do u v tem primeru impulzi popojjo 8X bit rate to pomeni do u sestavek 12 akumulira v ~~enaki~~ ^{celih} ^{ang} ~~pot~~ ^{pot} ~~trajne~~ ^{trajne} periode.

TAPE CONTROL IN STATUSNI INTERFACES

Kontrolne linije v toge drive grejo preko tape control registera in driverjev. **TAPE CONTROL REGISTER** se loada iz linij FBUS00 ~ FBUS07 kot odziv na TC REG signal iz mikroprocesorja.

FBUS 07	D/PS	^{CONTROL BIT} ^{DO NOT OUTPUT} data/pomik selekcija. Doloca izvor pomika za znak na trakcu med vzporednim in serijskim tokom. Če je D/PS=0 se izbere izhod iz paritetnega generatorja če je D/PS=1 se izbere 9. podobovni bit iz write buffer registra.
FBUS 06	DQIN	Data gate signal enableira toge read funkcijo na PE kartici in gov detekcijo
FBUS 05	OVERWE	Overwrite signal na toge drive, to signal pomeni da toge drive izklopi tok za vpisovanje, kot odziv na WRITE AMPLIFIER reset signal da prepusti naslednjega zapisa pri edlitiranju.
FBUS 04	WRITE WREN	Write popoji za PE operacijo kartico za write operacijo WREN vkljpi vpisovalni tok.
FBUS 03	OFF LINE	pomeni da pre izbrani toge drive v offline
FBUS 02	REW	Pomeni da se izbrani drive puenje v loadpoint pozicijo.
FBUS 01	SREV	Reverse motion komanda
FBUS 00	FORWARD SFFD	FORWARD popoji na PE kartico za premik v naprej. SFFD je forward motion komanda na izbrani toge drive



to citanje statusa tape drive evote, mikroprocesor postavi \overline{TSDA} signal \times LOW
 To omogućava tape drive status invert vrata, li doja status tape drive evote
 na linije D00 do D07 in D10.

DBUS BIT	TAPE DRIVE STATUS BIT	Description
D10	\overline{EOT}	It is a signal from EOT flip flop. This flip flop is set when the end of tape is reached. It is a signal from the tape drive evote. It is a signal from the tape drive evote. It is a signal from the tape drive evote.
D07	\overline{NXM}	Non-existent memory Flip flop in PDP11 interface evote.
D06	\overline{ONLNS}	On line signal from the tape drive
D05	\overline{BOTS}	This is beginning of tape signal from the tape drive.
D04	\overline{ZTRK}	to je 7 track signal from the tape drive evote
D03	\overline{SPDS}	Speed status signal
D02	\overline{FPRTS}	File protect status
D01	\overline{REWS}	Rewind status from selected tape drive
D00	\overline{RDYS}	Ready signal from —

Mikroprocesor lahko prečita phase-encode signal ali po end of file informacijo iz PE kartice. Ta informacija se upravlja na podobne linije D00 do D11 kot odziv na \overline{PEDOS} signal iz mikroprocesorja

D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
PEMULDO	PE ALLDO	$\overline{PE EDF}$	$\overline{PED0P}$	$\overline{PED00}$	$\overline{PED01}$	$\overline{PED02}$	$\overline{PED03}$	$\overline{PED04}$	$\overline{PED05}$	$\overline{PED06}$	$\overline{PED07}$
multi channel dropout	not used	end of file	dropouts of individual channels.								

TAPE READ FUNCTION

\overline{PEOPT} signal se sprejme iz PE operativne kartice. Ta postavi \overline{PEOPT} v logično in dovoljuje tape drive read data vrata. To dopušča read data strobe, read strobe in NR21 relativni signale, da se sprejmejo na RDB0-RDB7, RDBP in NR25 linije osnovne PE kartice.

Vsaki READ STROBE IMPULZ na RDSTB liniji sproži podoben na RDPB in RDB0-RDB7 linijah v READ DATA BUS REG 5 in aktivira read input ready flag \overline{RIR} na low. Če je \overline{RIR} low do interupt mikroprocesorja. Rutina, ki senzira valenipt prees to read data

buffer register in reaktivni \overline{DIR} signal na High. To funkcijo izvedejo mikroprocesorski signali \overline{TRDATA} in \overline{CLRDIR} .

\overline{TRDATA} postavi read data buffer register na linije D00 do D08 in postavi word wired 0 na linije D09 ~ D15.

TAPE WRITE FUNCTION

Med opisovanjem na trak u vrsti znaki prenosa iz mikroprocesorja preko FBUS-a v write data buffer register s signalom \overline{WDREQ} iz mikroprocesorja. Write data buffer register ima kapaciteto za 9 bitov (FBUS 00 ~ FBUS 08). 8. bit significant bit grede v PARITY CHECKER in v FIFO. Če je DIPS signal iz kontrolnega registra v LOW in bit deveti bit vrane bit iz parity generatorja in se govodi v FIFO. Koten izhod iz parity generatorja vedno zavira od signala O/EPS iz MODE REGISTRA. L1H je O/EPS LOW, S0D je O/EPS HIGH. Če je DIPS high potem je deveti bit izhod iz write data buffer registra v uporabi v FIFO. Poleg izhoda bita izhoda za 8 bit lahko mikroprocesor kontrolira tudi polanketo le tega. To je mikroprocesorjev signal \overline{TWDATA} high (assertiven) je izhodni 8 bit invertiran, če je low po neinvertiran. To možnost se uporablja za generacijo all zero preamble in postamble znaka.

Devet bitov, ki jih lahko pipeljamo na FIFO in lahko prečita v mikroprocesor preko WRITE DATA TO DBUS vrvot, to vrata evoblera low \overline{TWDATA} signal. Mikroprocesor podobne po tej poti za računanje CRC vrednosti.

Kodori je vstopni register v FIFO mostu nam FIFO da WIR signal. Mikroprocesor potem izda \overline{WRSI} komanda ki je potekla za loadanje FIFO vrata. \overline{WRSI} signal je dolga 1/4 clock periode in podoba no dolžino 1 clock periodo z upiranjem v register, ki se govodi z vrstnim $\overline{}$ prehodom clock signala. To podaljšan impulz, ki se pojavlja na WSI liniji in pipelji na SI vhodne FIFO vrata in v FIFO vhodni register

SFB
A1
2

Ko je znak vpisan v FIFO propagira proti izhodu. Ko znak pride v izhodni register FIFO esete u **WOR** signal prelopi v high. WOR se uporablja v mode control in timing logiki za omogočanje prenosa znaka iz izhodnega registra FIFO esete v write output register in shobira znak v **TAPE DRIVE** esete. Premo u izvede kot odgovor na **AR CLK** impulza iz mode control in timing logike. Temu sledi **WRSTB** impulza ki u po postje v **WRSTB** linijo **TAPE DRIVE** esete.

Ko se **AR CLK** prelopi v high, u **WOR** signal resetira na LOW. Ko se **AR CLK** vrne na LOW nivo medkudi znak, e je priroten propagira v izhodni register FIFO esete in **WOR** u jet prelopi v high. Dohler na v FIFO registru na voljo znaki u ti s primerom hitrostjo prenosa v write output register in u shobirajo v **TRCS** esete s hitrostjo prenosa ki ustreza hitrosti kolcu in poloti povelja.

Ko je **WOR** low v **CS**, ko bi moralo piti da vprva med-njega znaka v izhodni register, u write operacija konca. U tem primeru ²⁰ **WR21** način ~~avtomatsko~~ ~~resetira~~ ~~WRSTB~~ ~~impulsa~~ ~~WRSTB~~ ~~impulsa~~ ~~za~~ ~~resetiranje~~ ~~write~~ ~~operacije~~. ~~WRSTB~~ ~~impulza~~ pride iz mode control in timing logike v **CS** ko bi morali sprejeti **WRSTB** impulza. To impulza uravni **WRSTB** linijo na tope drive.

Mikroprocesor inicializira WRITE character FIFO v smislu **F1 CLR** komande. **F1 CLR** signal, ki je podoben s clock impulzom pripelje na WRITE CHARACTER FIFO na **FIFOC LR** linijo. **FIFOC LR** zbirne na informacije v FIFO in postavi **WIR** signal na high nivo in **XIOR** signal na LOW nivo. **WOR** ostane v LOW dohler u nov znak u vpisi v FIFO in propagira do izhoda.

Podoben signal je tudi **GEN CLR** (slu u **CLR** in **PERST** linij). Ob vstopu R-C verje da nje na **CLR** / **PERST** in **FIFOC LR** linije za inicializiranje kaskadenja.


UNIBUS CONTROL LOGIC (8647 unibus protocol chip)

1) Signali prihvaćeni direktno na unibus linije:

- BUS NPR L
- BUS REQUEST L
- BUS GRANT IN H
- BUS GRANT OUT H
- BUS SACK L
- BUS BBSY L
- BUS SSYN L

2) Signali prihvaćeni gladi na osnovu verzije:

- REQUEST L
- MASTER CLR H
- STEAL GRANT L
- MASTER L
- INIT H
- CLR SACK ENB L
- SACK H



[A] Request L generira master upravo. Steu, ko se za postavi u L u sprozi PRIORITY TRANSFER rešenica. Ko je euhst etron, moramo REQUEST L nepivati iu zopit postaviti predno ročvenno usledujući ciljel. (MASTER CLEAR H [A] ne sme biti na GROUND, moguće ne sme biti u istojm bus master in ne sme dojeti BUS BBSY L). Pri reaktivnom SACK flip flopu u postavi BUS REQUEST L. Uopjava ne more sprozi ti rešenica sa prioritet in

prenos \bar{c} je \bar{c} bus master, ker morata biti BUS BBSY L in BUS SACK L negirana predno postovimo BUS SACK L. Nopnava negira BUS REQUEST L kadar postavlja BUS SACK L. BUS SACK L mora biti postavljen istočasno ali pa preden je BR ali NPR negiran.

Stanje BUS BBSY L določa ali je sprejet BUS GRANT IN H prepusten skozi vezje, ali blokirano.

\bar{c} je BUS BBSY L v Low nopnava sprejme grant in ga blokira tako da ne gre le drugi nopnari. V tem primeru nopnari \bar{c} li postati naslednji bus master. \bar{c} je BUS BBSY L v High grant ponovno v naslednji nopnari na istem momentnem nivoju.

BUS GRANT IN H mozi tako grant in steal grant flip flop.

\bar{c} je postavljen BUS REQUEST L je TAKE GRANT flip flop retiran, \bar{c} je druga nopnava postovilo BUS NPR L in STEAL GRANT L u retira steal grant flip flop.

Kotentihi flip flop je retiran to diroblira bus grant driver, grant se sprejme in sech FF u retira, z zakasnit- vijo DZ. Ta zakasnitev ^{zopetovlja} omogoča da imajo Take grant in steal grant dovolj časa, da u odzovejo na ~~BR~~ BUS GRANT IN H predno u sproži SACK flip flop.

[7] BUS SACK L je postavljen. To omogoča arbitratorju da negira grant 75 ns potem in BUS REQUEST L u negira.

BBSY flip flop se retira ko so izpolnjeni pogoji za clock input in ko so BUS GRANT IN H, BUS SSYN L in BUS BBSY L vsi negirani.

[10] [11] BUS BBSY L in MASTER L so postavljeni. BUS BBSY L skrova bus dokler master ne uvede podobnega ali interrupt prenosa. MASTER L je signal, ki ga lahko uporabimo master do sproži prenos podatkov ali pa interrupt reševca, uporabljati u lahko za enobitovno

primeru podaloznih linij in za bus internyot.
 Kadar uopno, hi je zolterelo ueno h tepe zohlyci, postoi
 MASTER CLR H [14]. Ko sta porolozimo da MASTER CLR H
 in BUS SSYN L (kor pomeni da n je prenos zohlyci), u
 BBSY flip flop resetira. To ugrva MASTER L in po Dms (Delay D4)
 ugrva BUS BBSY L.

CLR SACK ENAB L je dricojno ozemljen.

INIT H direktno bise BBSY in SACK flip flop ci je BUS GRANT
 ugrvon.

8647






Figure 1-34 Unibus Control Logic Example



BUS INTR L u postavi potem, ko so transceiverji uoblikovani. Interrupt vektor u postavi pred BUS INTR L




Ko processor sprejme BUS INTR L shodiva vektor z 8 linij in pošlje BUS SSYN L

Naprava udelej izvede:

- 1) Sprejme BUS SSYN L
- 2) Negira MASTER L terminira vektor in BUS INTR L in po
- 3) 80 NS negira BUS BBSY L


Uporaba shottley zaporedja, da sta oba: BUS INTR L in D(02-09) nepravna v 80 NS potem ko je prvoto do MASTER L negacije. Une postojne linije so bile nepravne kodor je nepravna BUS BBSY L. To omogoča razbjučeh interrupt reševce.




NPR

Periferija
MASTER

PROCESOR



Druga naprava
na unikatu




Kada se zahteva NPR, periferija, naprava, koja zahteva periferiju izdaje NPR REQ L. Arbitror periferija to request i izdaje NPG. Naprava koja zahteva request dobija grant, koja poziva služi to mesto u narednjim napravo i u vreme na moze grant i signalom BUS SACK. Ko je bus SACK postavljen arbitror negira grant i preuzima arbitrazu. Naprava koja je zahtevala periferiju napravi negaciju BUS BBSY L, BUS SSYN L i BUS NPG H. Potem postavlja BUS BBSY L

TA MOJA BIT 7 V L
VSE DOKLETA
TRAJA PRIBOVS
POMATKOV

INTERNO
NPR REQ L

BUS
NPG IS
H

BUS
SSYN L



Ob transfer complete BBSY FF u resetira
Nepira u MASTER L in 8040 korneye se BUS BBSY L

in o tem postoue bus master. Kot bus master pricim s prenosom
podatkov.

NPR MASTER L u postavi istočasno kot BUS BBSY L. NPR MASTER L
u uporablja za popajenje zmanjsega vejja. ^{Enolito} Generira lahko podobe
in odraz na doto in odv lvaije, Generira lahko MSYN L ...

Ko u prenos podatkov zaključi u kontrola mod busom zaključi z nepravilno
NPR REQ L signal. To signal moramo znep postaviti či želimo
naslednji prenos. NPR REQ L je direktno povezan na INIT H
signal. ko postavimo request mora post ostati postovljen dokler
se prenos podatkov ne konča ncer u nadzor mod busom prenos-
boj zaključi.

STEAL GRANT FF je disobliran BUS NPR L = +3V
STEAL GRANT L = +3V



Negacija bus sack lahko preprečimo či potrebujeemo več kot en podot-
korni ciljel. **CLR SACK ENB** ~~preprečimo~~ je na High dokler u
zočne zodijs bus ciljel; Npr či prenosamo 100 NPR podatkovnih
ciljel je to vhod o high dokler u ne konča 99 podatkovnih ciljelov.

Ob koncu 100 prenosa po doki bus naprava z največjo prioriteto.
CLR SACK ENB je verou na gud toka oba so uvek request uoredimo
en son prenos.

Interrupto ne moremo uvesti z neposredno hi portove bus master v NPQ shemenci. Pri večini NPQ aplikacij je zahtevna trenutna NPQ shemence sledi interrupt. Ta interrupt se lahko uporabi da se obvesti processor da je NPQ prenos zaključen si pa do je prišlo do napake pri prenosu podatkov.

UNI BUS TIMING

LINJE NA UNIBUSU:




ACLO, DCLO signoli

	CA	CO
DATI	0	0
DATI P	0	1
DATO	1	0
DATO B	1	1


PA PB

0 0 NI napake v glavnem vzpostavitvi
 0 1 napake v slovesnosti za DATIP
 1 X nepopoln prenos

HERE IS X



20 single word transfer MASTER neevia SACK tokeoj ko posth kani BBSY



Copy to Cos 5-10 s/sa postoj in BG neevia automaticus

① DATI

a) CONTROLER JE MASTER

ACGATE je odpre ob BBSYT, zapre ob \overline{MSYNT}

DGATE zapre

b) CONTROLER JE SLAVE

ACGATE je zapre

DGATE je odpre ob \overline{MSYN}_R , zapre ob \overline{MSYN}_R

C1=0

② DATO

a) CONTROLER JE MASTER

ACGATE je odpre ob BBSYT, zapre ob \overline{MSYNT}

DGATE je odpre ob BBSYT, zapre ob \overline{SSYN}_R


C1=1

b) CONTROLER JE SLAVE


minimna signalna za področje na umskih

POSEBNI POGOJI


Podatke mora program upravlja v TRANSCODER LATCH



DATA1



DATA0



$$\overline{SLAVE} = BBSY \cdot MSYN \cdot \overline{ISSYN} \cdot ADDR \cdot \overline{SSYN} \quad \vee$$

$$\vee \overline{IBR} \cdot \overline{ISACK} \cdot \overline{IBBSY} \cdot \overline{SSYN}$$

$$\overline{ISSYN} = BBSY \cdot MSYN \cdot ADDR \cdot \overline{SSYN} \quad \vee$$

$$\vee BBSY \cdot MSYN \cdot \overline{ISSYN} \cdot ADDR$$

$$\overline{DGATE} = \overline{BUSTO} \cdot \overline{IBR} \cdot C1 \cdot \overline{IBBSY} \cdot BBSY \cdot \overline{SSYN} \quad \vee$$

$$\vee \overline{BUSTO} \cdot \overline{IBR} \cdot C1 \cdot \overline{IBBSY} \cdot BBSY \cdot MSYN \quad \vee$$

$$\vee \overline{BUSTO} \cdot \overline{IBR} \cdot \overline{IBBSY} \cdot BBSY \cdot \overline{SSYN} \quad \vee$$

$$\vee \overline{BUSTO} \cdot \overline{IBR} \cdot \overline{IBBSY} \cdot BBSY \cdot \overline{SSYN} \cdot \overline{DGATE}$$

$$\vee \overline{C1} \cdot BBSY \cdot MSYN \cdot ADDR$$

$$\overline{ACGATE} = \overline{BUSTO} \cdot \overline{IBR} \cdot \overline{IBBSY} \cdot BBSY \cdot \overline{SSYN} \quad \vee$$

$$\vee \overline{IBR} \cdot \overline{IBBSY} \cdot BBSY \cdot MSYN$$


$$\overline{MSYN} = \overline{BUSTO} \cdot C1 \cdot \overline{IBBSY} \cdot BBSY \cdot \overline{ACGATE} \cdot \overline{SSYN} \quad \vee$$


$$\vee \overline{BUSTO} \cdot C1 \cdot \overline{IBBSY} \cdot BBSY \cdot \overline{ACGATE} \cdot \overline{SSYN}$$

$$\overline{INTR} = \overline{BUSTO} \cdot \overline{IBR} \cdot \overline{IBBSY} \cdot \overline{SSYN} \cdot \overline{DGATE}$$

E2 E2

Logic Diagram PAL16L8





RAZMESTVIT ROM-05

PIN	E 6,5	D 6,5	C 6,5	B 6,5	A 6,5
7	CWR 00	CWR 08	CWR 16	CWR 24	CWR 32
8	CWR 01	CWR 09	CWR 17	CWR 25	CWR 33
9	CWR 02	CWR 10	CWR 18	CWR 26	CWR 34
10	CWR 03	CWR 11	CWR 19	CWR 27	CWR 35
12	CWR 04	CWR 12	CWR 20	CWR 28	CWR 36
13	CWR 05	CWR 13	CWR 21	CWR 29	CWR 37
14	CWR 06	CWR 14	CWR 22	CWR 30	CWR 38
15	CWR 07	CWR 15	CWR 23	CWR 31	CWR 39

PODNOŽJE ZA 2716

27 S 27

22 PIN

- 1 + A3
- 2 + A4
- 3 + A5
- 4 + A6
- 5 + A7
- 6 + A8
- 7 + Q0
- 8 + Q1
- 9 + Q2
- 10 + Q3
- 11 + GND

- Vcc - 22
- A2 + 23
- A1 + 20
- A0 + 19
- $\overline{E1}$ + 18
- $\overline{E2}$ + 17
- Cp + 16
- Q7 - 15
- Q6 - 14
- Q5 - 13
- Q4 - 12

- PIN 9 + D0
- 10 + D1
- 11 + D2
- 13 + D3
- 14 - D4
- 15 - D5
- 16 - D6
- 17 - D7

- PIN 8 + A00
- 7 + A01
- 6 + A02
- 5 + A03
- 4 + A04
- 3 + A05
- 2 + A06
- 1 + A07
- 23 + A08
- 22 - A09
- 19 - A10

- 24 + +5V
- 12 + GND
- 18 + Cp

CIPHER streamers

GCR

emergency supply from London

900 X Vacuum tape drive

910 75 IPS 920 125 IPS


FORMATER is DRIVE motor tape 20%cene

Potreba je le interface med CPU in DRIVE


Microstreamer

igrajn formater

ANSI IBM compatible



RE INSTRUCT TYPE



1.2 inch interrecord gap

Interface to mainframe:

PDP 11 /LSI 11

RS 232 C

VAX 750


IBM SERIES 1

DIALOG coupler


DV132 dialoguoli mo

VAX in


in izo shuge.



KONEKTOR NA TAPE UNIT S STRANI KONTAKTOV



BERG Y	X
1	8, 10, 12, 14, 16, 18, 20
2	GROUND
3	OVERWRITE (-)
5	FWD/STOP (-/+)
7	DENSITY SELECT (HIGH)
9	REV/STOP (-/+)
11	REWIND (-)
13	WRITE PERMIT (-)
15	HIGH DENSITY STATUS (-)
17	ON LINE & SELECTED (-)
19	REWINDING STATUS (-)
21	FILE PROTECT STATUS (-)
	BOT STATUS (-)



REWIND & REWIND OFFLINE COMMAND EXECUTION ADL OTE

```

05E      CUR      1000 0000 V AMTC → AMTC      DI
05F      0 + TSDTA → Breg, FBUS, TEMP 2      DI
060      INTERRUPT ENABLE
          10 0000 & ATEMP2 → YOUT            DI
061      IF FBUS = 0 JMP REWOF (67)           DI
062      JSR EOTM (2F)                        DI
063      1000 0000 0000 0000 V AMR1 RCRC      DI
064      100 + 0 → FBUS, TCREG
065      10 LDCTR (napolni rep otr zpio)
066      RPCT (čoko v zanki)
067      JSR EOTC1 (2B2)
068      JSR UTPS (022) 0
069      10 & AMTS → FBUS
06A      0 & AMTS → FBUS JMP (2CA) END2
06B      1000 → TCREG
06C      10 LDCTR
06D      0 → PERE, RPCT (čoko v zanki)
06E      0 → TCREG JMP (2CA) END2
    
```

BAD TAPE ERROR se pojavlja v naslednjih primerih

ADR	ROUTINE	KONTROLIRANE	BIT
178	MTS = AMTS OR 100	WRITE PROTECT CHECK	AMR2 & #2000 ID BURST
22E	CHARACTER TIMER SUB	- - #8000	1 CHAR PRE
280	END OF FILE ROUTINE 2	- - #4000	SPC REV (space crd)
2FD	PEID - READS PE ID BURST	- - #2000	ID BURST



BOOT FUJITSU DISKA 2 DIAGNOSTIKO :

NA TERMINALU SE POJAVI 177 77707 165714

»» B _ DB


stipkamo in diagnostika teče

Verje no DL01



Handwritten notes at the top right of the page, partially obscured by a yellow sticker.

PL 11 KONTROLLER



REGISTER DECODE AND NPK CONTROL

PDP 11/24 SPONKE NA MESTU PROCESORA A

FTZ BUS SACK L

CB1 NPQ H

FJ1 BUS NPR L

DL2 BUS BQ 7 H


? DH2 BUS BQ 6 H

? DR2 BUS BQ 5 H

DT2 BUS BQ 4 H

~~DT1~~ ~~BUS~~ ~~BQ~~

MERITUE NA BUS-u 2A NPR SEKVENCO



V hardware-u na svoje NPR selvenca a SNPR signalom
 u je v progr. na lokaciji ODC in ODD to je
 u subrutini NPR1

Q: I read your article about Unibus timing and found it very informative. I will be following your advice about using multiple cycles rather than trying to be bus master. There is one question, however: What signals do I hold on during these multiple cycles to hold the bus, and why?

A: Good question. I'm from the old school and would probably be more prone to follow the original methods, however, I've seen other methods used that don't appear to cause problems.

Sack Hold — I'll refer to this primary method as "Sack Hold," because it is the

main signal that you are holding through your cycle. The Unibus, as I've explained before, has evolved over the years. I can't recall dates, but the early Peripherals Manual (a red book) covered the sack hold in diagrams. As the evolution progressed through purple and blue to the present day, this part of the diagram was left off.

The basis of "Sack Hold" was to hold the Sack Line down until the beginning of the last cycle. For example, if you were doing four consecutive cycles, you would maintain Sack until the end of the third cycle. The idea was to wait until the last possible minute before removing it so that

arbitration would not begin until just before you ended a cycle. Probably this concept was attempting to give the highest priority device the best chance of getting the bus.

Some people, while holding Sack, would toggle BBSY (Bus Busy). What they would be doing was to attempt to reduce logic, by using the Bus Busy line to gate out Address, Control and Data. Whether or not this is advisable, will give you something to think about.

No Sack — We'll call this "No Sack" in order to distinguish it from releasing Sack at the beginning of the device's mastership of the bus. This typically is what you see in timing diagrams, since most timing diagrams only show a single cycle operation. Since more people have only seen the more recent peripheral manuals from DEC, this method is more prevalent in the industry. BBSY (Bus Busy) is the holding device (signal) in this method. Obviously, no other master can assume bus mastership until this signal is released. With more microprogrammed controllers coming to the bus, taking more time to go through the arbitration handshake process, this method would allow the controllers more time to get this accomplished.

In summary, both approaches have their advantages and should be considered on their own merits. Sack Hold allows arbitration to be withheld to a time just before the bus will be released (one memory cycle). For configurations that have many different DMA devices on it, this may be of importance — i.e., more possibility of arbitration conflicts. *No Sack* allows the entire time of the multiple cycle transaction to be used for arbitration handshake timing. This could give a better overlap of cycle readiness to slower microprogrammed devices, possibly giving a slightly better bus utilization in these configurations.

Which should you use? Well, I'll leave that to you. You'll probably find both approaches used.

(Questions or comments for the DEC Troubleshooter should be addressed to Ken O'Mohundro, Able Computer, 1732 Reynolds Ave., Irvine, Calif. 92714. Ed.)

XXDP

1) Adresa Boot programu je
173000 (CR)
} XXDP

• L 2TMB $\frac{2}{3}$ (CR)

• S 210 sk adresa storbeva celo do particije
komo eno programo


SWR = 00-0 NEW 401 di 201 (CR)

SELECT UNITS 0, (CR)


TST PAT RLS WHO RMO

3 0 2 1 1

NASTAVITEV JUMPER-jev ZA HITROST NA DANUM
TRACNEM KONTROLERJU pri 45 Bpř



Terminals are also generally designed to plug into modems and also use a connector as shown in Figure 26-1. In most computer installations, however, there are some terminals which are located close to the computer and need to be connected to the same multiplexer that has the modem equipped lines connected to it. The problem is shown schematically in Figure 26-2. Not only is there a problem with the sex of the connectors (both male), but there is also a problem with the pinning, as both connectors deliver data to be transmitted on pin 2.




MI-0641

Figure 26-2. Attempted Connection of Multiplexer and Terminal Using DB25-P Connectors

Figure 26-3 shows one solution to this problem, the "null modem," and indicates how its use is similar to that of actual modems. In both Figure 26-3a and Figure 26-3b the "modem facility" provides a female connector for the mux to plug into and a female connector for the terminal to plug into. Furthermore, data applied to pin 2 of one of those connectors comes out pin 3 of the other.

The "null modem" may be implemented either as a length of cable with leads 2 and 3 (and some others) transposed, or as a cigarette box size container with a terminal board inside and female connectors at the ends. The cable implementation is much neater and provides some additional cable length. Many computer companies sell cables which accomplish this function without referring to them as "null modems" but rather as "cable for connection terminal to computer interface." As can be deduced from Figure 26-2, either the cable from the mux or the cable from the terminal can be altered to solve the connector problem.

The cigarette box type of null modem offers some advantages over the cable type, however. With a terminal strip inside the box a number of different wiring arrangements are possible. Figure 26-4 shows a typical terminal block.




MI-0642

Figure 26-3a. Connection with Actual Modems



MI-0553

Figure 26-3b. Connection with Null Modem



MI-0643

Figure 26-4. Null Modem Wiring Diagram

PROGRAM 205 S SYN signale

→ 1000 12737
 1
 772524
 137
 1000

o req vypne konclouto

PROGRAM 2A INTERRUPT SIGNALS

1000 12737
 2 100300
 4 772522
 16 1
 10 137
 12 1000

popoji se prozime interrupto
 ERR=1 CUR=1 INT=1

komandni register

WAIT

sluch na 1000

2000 12737
 2 1
 4 772524
 6 2

o byle cout req vypneno &
 RTI

224 2000
 226 340

PSW mo no prohibiti zapis 1011


INTERRUPT
 vektor

INTR

ADRS COMP

SSYN

DATUM CONTROL



NASA PLOŠČA

SSYN E85/13 (H)

INTR E100/8 (H)

ADR COMP


BR E84/9

BG E84/5

SACK 94/17

BBSY E84/10





WPIS NA TRAK 772522 / 60005

SKOK ZA ENBLOK NAZAD 772522 / 60013

ČITANJE S TRAKU 772522 / 60003

)

772524 / BYTE COUNT

26 / ADRES ZAPISA W SPOMINU

UPLISOVANJE U BUFFER JUP

T ADDR? 3000

772524 / 777777 1000 <RBT>

772522 / 60005 <RBT>


<CONTROL X>

DATUM KONTROLER


NAS KONTROLER

- A7 ADDR
- A0 BR
- A1 BR
- A2 BQ
- A3 SNCK
- A4 BBSY
- A5 SSYN
- B1 BBSY
- B2 DDATE
- B3 INTDL

- A7 ADDR
- A0 BR
- A1 BR
- A2 BQ
- A3 SNCK
- A4 BBSY
- A5 SSYN
- B1 BBSY
- B2 DDATE
- B3 INTDL



22.06.12



reklamovano 2 DQATE SIGNALOM potvrdjuje funkcioniranje. evak list oporodaj.

DOBRO!
evak firming kot detumov konukoler


ZAPISOVANJE NA TRAK CA OPRAZOVANJE NA OSCILOSKOPU
 (oprazujemo lahko signale RIR read input ready...)

1000	12737	
1002	777772	byte count number
1004	772524	BYTE COUNT REG = byte count number
1006	12737	
1010	4000	start address
1012	772526	ADDRS REG = start address
1014	12737	
1016	60005	komanda za zoprazovanje
1020	772522	komanda register
1022	13700	move status → eo
1024	772520	STATUS REG
1026	6000	ROR premakne ready bit v CARRY
1030	103374	BRANCH IF CARRY CLEAR
1032	137	JMP
1034	1000	


PAZI DA SE TRAK NE SNAME KER PROGRAM NE
 TESTIRA EOT

1032 / 12737	
1034 / 6017	skok nazaj pripravi na BOT
1036 / 772522	
1040 / 137	
1042 / 1000	



4024 DUAL VOLTAGE CONTROLLED OSC



$f_{out} = 10 \text{ MHz}$



$f_{out} = 10 \text{ MHz min}$
 5 MHz max



NAVODILO IN OPIS DELOVANJA EPROM EMULATORJA,
VLAGALNIKA IN ZGALNIKA

Omosoca, da z RAM-om ali EPROM-om, ki se upravljamo iz obstoječega sistema, emuliramo EPROM(2716) na sistemu, ki se razvijamo. Vsebinsko pomnilnika je možno shraniti na datoteki na racunalniku DELTA, kjer se lahko generirajo tudi nove datoteke, in jo zopet prepisati v pomnilnik. Dokončna verzija programa pa se lahko vpiše v stalni pomnilnik (EPROM 2716).

Seznam ukazov:

D	aaaa dd	prikaz vsebine dd na lokaciji aaaa
	RET	prikaz naslednje lokacije
	/	prikaz prejšnje lokacije
	SP	vpis podatkov
	TAB	binaren prikaz vsebine dd
R	ssss	start programa na naslovu ssss
^R		start programa na naslovu F000
M	zzzz kkkk	prikaz vsebine pomnilniških lokacij od naslova zzzz do naslova kkkk
	^S	zaustavitev izpisa
	^Q	nadaljevanje izpisa
	^C	prekinitev izpisa
U	zzzz kkkk	prenos vsebine pomnilnika na racunalnik DELTA od lokacije zzzz do lokacije kkkk (oblika datoteke I)
P	zzzz kkkk	prenos vsebine pomnilnika na racunalnik DELTA od lokacije zzzz do lokacije kkkk (oblika datoteke II)
V	0000 aaaa	preverjanje enakosti bloka podatkov dolzine nnnn, ki se nahajata v pomnilniku ROM na naslovu 0000 in v pomnilniku RAM na naslovu aaaa
	^C	prekinitev izpisa, ce so napake
^V		preverjanje enakosti bloka podatkov dolzine 07FF, ki se nahajata v pomnilniku ROM na naslovu 0000 in v pomnilniku RAM na naslovu A000
	^C	prekinitev izpisa, ce so napake
B	0000 aaaa nnnn	vpis nnnn zlogov v pomnilnik EPROM, ki je naslovljen z 0000, iz pomnilnika RAM, ki je naslovljen z aaaa
^B		vpis vsebine celotnega RAM v EPROM
C	0000 aaaa nnnn	vpis nnnn zlogov v pomnilnik RAM, ki je naslovljen z aaaa, iz pomnilnika EPROM, ki je naslovljen z 0000



822217
88

- T deluje kot terminal
- E deluje kot terminal in omogoča prenos podatkov iz datoteke na DELTI
- L aaaa
bbbb
nnnn prepis nnnn zlosov iz naslova bbbb na naslov aaaa
- F dostop do pomnilnika RAM/EEPROM mozen iz emulatorja
- N dostop do pomnilnika RAM/EEPROM mozen iz sistema, ki se razvijamo
- D iz sistema, ki se razvijamo mozen dostop do pomnilnika EEPROM
- A iz sistema, ki se razvijamo mozen dostop do pomnilnika RAM
- ^W prepis celotne vsebine EEPROM-a (podn.2) v RAM
- ^A prepis celotne vsebine EEPROM-a (podn.1) v RAM
- Z preverjanje vsebine EEPROM
PRAZEN Je ce Je vsebine vseh lokacij FF
- J izpis vrstice na tiskalnik ob vsakem vertikalnem pomiku kazalca
- K prekinitev izpisa na tiskalnik


822217
88
822217

(

74LS688
688)



74LS 673 16 BIT serial in, serial out shift reg
with 16 parallel out outputs



ODT NA 11/44

>>> E \lfloor 17772520 [ret]
 17772520 002101

>>> E/N:5 \lfloor 17772520 [ret]
 17772520 ...
 17772522 ...
 17772524 ...
 17772526 ...
 17772530 ...


>>> D \lfloor 17772524 \lfloor 25..

>>> D \lfloor + \lfloor 772524

vsebins je 16 bitna to je odredeno za BYTES cut rep

>>> S \lfloor 1000 *startanje programa*

>>> D \lfloor SW \lfloor xxxxx *loadanje SWITCH REGISTRA*



(

772524 / 777700

TRACE IZVARNJA INSTRUKCIJE

772526 / 5000


772522 / 60003

1000 / 12737

2 60017

4 77252

OSCILATOR ZA 27 MHz



APPLICATIONS

Since more and more devices are becoming available in DIP form, quite complex systems can be built on the M1710. Some typical applications include:

- Multiword input and/or output.
- Programmable instrument interfaces.
- Interprocessor buffers.
- Custom peripheral controllers.
- Interfacing of:
 - Microprocessors
 - A/D converters
 - Multiplexers
 - Counters
 - Shift registers
 - ROM and RAM memories
 - Arithmetic logic units
 - Programmable logic arrays (PLA)

FUNCTIONS

The M1710 can be divided into four functional sections: address selector logic, bus request logic, data bus interface, and miscellaneous logic.

Address Selector Logic

The address selector logic provides gating signals for up to 16 full 16-bit device registers. Addresses which can be chosen by the user range from 760000_h to 777777_h. The basic M1710 address selection, similar in function to the M105 Address Selector Module. The input signals for the address selector logic consist of: 18 address lines BUS A<17:00>; two bus control lines, BUS C<1:0>; and a master synchronization line, BUS MSYN. The address selector decodes the 18-bit address on lines BUS A<17:00>; receives MSYN and issues SSSYN.

Bus Request Logic

The M1710 contains the circuitry required to make a bus request and gain control of the bus at either the NPR level or at one of the BR levels. The module also includes circuitry required for transferring a vector address during an interrupt operation.

Data Bus Interface

The M1710 contains standard UNIBUS receivers which provide a buffered bus signal output for each of the 16 data lines OUT 00 H through OUT 15 H. Output drive capability of these receivers is seven TTL unit loads.

The module also includes 16 bus drivers which drive data lines IN 00 H through IN 15 H. Input loading to each driver is one standard TTL load. All 16 drivers have two common gate line enables (DRIVER ENABLE 1 and DRIVER ENABLE 2) which require a logic Low for assertion. Each enable represents four TTL unit loads.

Miscellaneous Logic

The following additional circuitry is also provided on the M1710:

- Inverted and noninverted buffered initialize outputs (pins 58 and 59) capable of driving 28 and 30 TTL unit loads respectively.
- A general-purpose flip-flop with all input and output pins available for wire wrap (pins 51 through 57).
- A +3-volt source (in 50) capable of driving 30 TTL unit loads.

DESCRIPTION

The M1710 UNIBUS® Interface Foundation Module is a general-purpose board that provides for the construction of custom interface designs using integrated circuits (ICs). The M1710 lets users build their own interfaces between a wide variety of peripheral equipment and any PDP-11 processor. All essential UNIBUS logic, such as device address selection, interrupt circuitry, and bus receivers and drivers, is provided on the lower portion of the module. The remainder of the board contains IC mounting pads with wire-wrappable pins for custom logic designs. These pads accommodate combinations of all common type of DIP (dual-in-line-package) integrated circuits with up to 40 pins.

The M1710 is a versatile module, ideal for any type of application. The end user, such as a university laboratory familiar with ICs, will appreciate both the capabilities and cost-effectiveness of the module; no additional mounting panel or power supply is required. These features, coupled with the fact that the M1710 is capable of automatic wire wrapping, also should prove valuable to the Original Equipment Manufacturer (OEM) who requires many custom interfaces. And, in all cases, the module is easily adaptable to accommodate any changes in interface design.

The M1710 plugs into any Small Peripheral Controller (SPC) slot of a DECKIT11-M Instrument Interface or DD11 Peripheral Mounting Panel. Additionally, it may be used in a system unit such as the BB11-A. Connection to user equipment is made via a cable connector mounted on the M1710 module.


FEATURES

- "Do-it-yourself" interfacing.
- Complete single-card interface.
- Plugs directly into Small Peripheral Controller (SPC) slot.
- Can be used with DECKIT11-M Instrument Interface Kit.
- Saves hardware and building costs.
- Preassembled/pretested UNIBUS circuitry eliminates need to build the required bus interfacing functions.
- Wire-wrappable interconnections—compact, 30-gauge wiring used for all IC lead interconnections.
- I/O connection directly to module board—standard 40-conductor cables available.
- All accessories and tools available.
- Accepts all common Dual-in-Line Packages (DIPs); mounts up to 16 of the 14- or 16-pin type plus a multi-use pad set that mounts two 40-pin types, three 24-pin types, four 14- or 16-pin types, or combinations of these.
- Additional bus driver and bus receiver ICs available—special high-impedance devices: DEC 8881, DEC 8640.
- Includes source of +3 V—convenient for tying unused TTL inputs high, etc.

M8522 DATA PATH



M8522 DATA PATH

M8520 CONTROL



M1710 UHIBUS INTERFACE FOUNDATION MODULE
 Address is memory 76000-77777

ALBA DELTA 800 KONFIGURACIJA



ERRORE DI CONFIGURAZIONE DELLA MEMORIA...
 W/D TO...


Modified Unibus Pin Designations				
Side Pin	Column A		Column B	
	1	2	1	2
A	INIT L	+5V	RESV PIN	+5V
B	INTR L	TP	RESV PIN	TP
C	D00 L	GND	BR5 L	GND
D	D02 L	D01 L	+5 BAT	BR4 L
E	D04 L	D03 L	INT SSYN	PAR DET
F	D06 L	D05 L	AC LO L	DC LO L
H	D08 L	D07 L	A01 L	A00 L
J	D10 L	D09 L	A03 L	A02 L
K	D12 L	D11 L	A05 L	A04 L
L	D14 L	D13 L	A07 L	A06 L
M	PA L	D15 L	A09 L	A08 L
N	PAR P1	PB L	A11 L	A10 L
P	PAR P0	BBSY L	A13 L	A12 L
R	+15 BAT	SACK L	A15 L	A14 L
S	-15 BAT	NPR L	A17 L	A16 L
T	GND	BR7 L	GND	C1 L
U	+20 (CORE)	BR6 L	SSYN L	C0 L
V	+20 (CORE)	+20 (CORE)	MSYN L	-5 (CORE)

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18

Side Pin	Column C		Column D		Column E		Column F	
	1	2	1	2	1	2	1	2
A	NPG (IN)	+5V	TP	+5V	GND A	+5V	ABG OUT	+5V
B	NPG (OUT)	-15V	TP	-15V	ASSYN IN H	-15V	ABG IN	-15V
C	PA L	GND	A SEL 6	GND	A12 L	GND	SSYN L	GND
D	LTC	D15 L	A OUT LOW	BR7 L	A17 L	A15 L	BBSY L	FO1 N1
E	TP	D14 L	A SEL 4	BR6 L	MSYN L	A16 L	FO1 V2	D02 L
F	TP	D13 L	A SEL 0	BR5 L	A02 L	C1 L	D05 L	D06 L
H	D11 L	D12 L	A IN	BR4 L	A01 L	A00 L	D07 L	A INT ENBB
J	A INT B	D10 L	A SEL 2	A BR OUT	SSYN L	C0 L	NPR L	GND A
K	TP	D09 L	A OUT	BG7 S0	A14 L	A13 L	D08 L	A INT B
L	A INT ENBB	D08 L	INIT L	BG7 OUT	A11 L	TP	D03 L	FO1 L2
M	TP	D07 L	A INT ENBA	BG6 S0	A IN	A OUT HIGH	INTR L	FO1 M2
N	DC LO	D04 L	A INT A	BG6 OUT	A OUT LOW	A08 L	FO1 N1	D04 L
P	HALT REQ	D05 L	TP	BG5 S0	A10 L	A07 L	ABR OUT	FO1 P2
R	HALT GRT	D01 L	TP	BG5 OUT	A09 L	A SEL 4	FO1 L2	FO1 N1
S	PB L	D00 L	TP	BG4 S0	A SEL 6	A SEL 0	FO1 M2	FO1 P2
T	GND	D03 L	GND	BG4 OUT	GND	A SEL 2	GND	SACK L
U	+15/+8 (5V)	D02 L	TP	ABG IN	A06 L	A04 L	A INT A	ABR OUT
V	AC LO	D06 L	ASSYN IN H	ABG OUT	A05 L	A03 L	A INT ENBA	FO1 FO1

11-4630

Figure 4-5 SPC Pin Designations



NOTE
The 3M connector is installed only if the operator's console is present.

oboj'e 9600 baud

DL11 W NASTAVITEV ZA TU 58

	1	2	3	4	5	6	7	8	9	10
S5	F	N	F	N	F	N	N	N	F	
S4	N	F	F	N	F	N	N	N	F	
S3	N	N	F	F	N	N	F	N	F	N
S2	F	F	F	F	N	F	N	F		
S1	N	N	F	N	F	F	N	N	F	N

VEKTOR 300

ADR 176500


DL11 W NASTAVITEV ZA KONLOLO

	1	2	3	4	5	6	7	8	9	10
S5	F	F	F	N	F	F	N	F	F	N
S4	N	N	F	F	N	F	F	F	F	F
S3	N	N	F	F	N	F	N	F	N	F
S2	F	F	N	F	F	N	F	F		
S1	F	F	N	N	F	N	F	N	F	N

PRIKLJUČITEV DAS 9100 NA J4ADREJE CPED800

- SONDA
- ~~CRNA~~
- RUMENA
- CRNA
- RJAVNA
- ZELENA
- RODECA
- MODRA
- ORANŽNA
- OVOLICNA

KONEKTOR



JL

2.2 INTERFACE INFORMATION

The LA120 interfaces with EIA devices using an optional modem cable. The interface is compatible with Bell 103, 212A, and 202 modems and meets EIA specification RS232-C requirements. The interface conforms to CCITT recommendation V.2.4.

2.2.1 Interface Signals

Table 2-1 summarizes EIA interface signals. The following paragraphs describe interface signals.

2.2.1.1 Protective Ground – This conductor is connected to the LA120 chassis. It is further connected to external grounds through the third wire of the power cord.

2.2.1.2 Transmitted Data (TDX) – The direction of TDX is from the LA120. Signals on this circuit represent serially encoded characters generated by the LA120.

2.2.1.3 Received Data (RDX) – The direction of RDX is to the LA120. Signals on this circuit represent serially encoded characters generated by the user's equipment.

Table 2-1 Summary of LA120 EIA Interface Signals

Pin	Source	Name	Function	Circuit CCITT/EIA
1	-	-	Protective ground	101/AA
2	LA120	TXD	Transmitted data	103/BA
3	User	RXD	Received data	104/BB
4	LA120	RTS	Request to send	105/CA
5	User	CTS	Clear to send	106/CB
6	User	DSR	Data set ready	107/CC
7	-	-	Signal ground	102/AB
8	User	RLSD	Carrier detect	109/CF
9	-	-	-	-
10	-	-	-	-
11*	LA120	SRTS	Sec. req. to send	120/SCA
12†	User	SPDI	Speed indicator (FDX)	112/CI
	User	SRLSD	Sec. carrier det. (HDX)	122/SCF
13	-	-	-	-
14	-	-	-	-
15	-	-	-	-
16	-	-	-	-
17	-	-	-	-
18	-	-	-	-
19*	LA120	SRTS	Sec. req. to send	120/SCA
20	LA120	DTR	Data term. ready	108.2/CD
21	-	-	-	-
22	User	RI	Ring indicator	125/CE
23*	LA120	SPDS	Speed select (FDX)	111/CH
24	-	-	-	-
25	-	-	-	-

* Pins 11, 19, and 23 are driven by a common circuit whose function is determined by the modem and secondary channel SET-UP commands.

† Pin 12 is SPDI for full-duplex operation. For half-duplex operation, pin 12 is SRLSD.

2.2.1.4 Request To Send (RTS) – The direction of RTS is from the LA120. The on condition of RTS means that the LA120 intends to transmit data. After turning this circuit on, the LA120 waits for a clear to send (transmit enable) condition before starting transmission.

2.2.1.5 Clear To Send (CTS) – The direction of CTS is to the LA120. Although the LA120 physically receives this signal, it is not used for any purpose. Depending on the modem control protocol in use, either RLSD, SRLSD, or a timeout after asserting RTS is used to provide a clear to send (transmit enable) condition.

2.2.1.6 Data Set Ready (DSR) – The direction of DSR is to the LA120. The on condition of DSR indicates that the user's equipment is capable of transmitting and receiving data signals. The off condition of DSR causes the LA120 to ignore all other interface inputs except ring indicator (RI). In full duplex without EIA control, this circuit is assumed to always be in the on condition.

2.2.1.7 Signal Ground – This circuit establishes the common ground reference potential for all interface circuits except protective ground. The circuit is permanently connected to the protective ground circuit.

2.2.1.8 Carrier Detect (RLSD) – The direction of RLSD is to the LA120. The on condition of RLSD indicates that data transmission from the user's equipment to the LA120 is enabled. In full duplex without EIA control, this circuit is assumed to always be in the on condition.

2.2.1.9 Secondary Request To Send (SRTS) – The direction of SRTS is from the LA120. In certain half-duplex modes, the on condition of SRTS indicates that the LA120 is capable of successfully processing the received data from the user's equipment. In restraint mode, the off condition of SRTS indicates that the user's equipment should temporarily suspend the transmission of data. When SRTS goes on, transmission may be resumed.

2.2.1.10 Speed Indicator (SPDI) (Full Duplex Only) – The direction of SPDI is to the LA120. The on condition of SPDI indicates that the baud rate is 1200, regardless of the rate selected by the operator. The off condition indicates that the operator-selected baud rate is being used.

2.2.1.11 Secondary Carrier Detect (SRLSD) (Half Duplex Only) – The direction of SRLSD is to the LA120. The on condition of SRLSD indicates that the user's equipment is capable of successfully processing the transmitted data from the LA120.

2.2.1.12 Data Terminal Ready (DTR) – The direction of DTR is from the LA120. The on condition of DTR indicates that the LA120 is capable of transmitting and receiving data signals. The off condition of DTR may cause the user's equipment to set the DSR (data set ready) to the off condition. When DTR is off, the LA120 ignores all interface inputs except ring indicator (RI).

2.2.1.13 Ring Indicator (RI) – The direction of RI is to the LA120. If data terminal ready (DTR) is off, then the on condition of RI causes DTR to turn on. DTR remains on until data set ready (DSR) turns on or 30 seconds elapses, whichever occurs first. Then DTR turns off. If DTR is on, the on condition of RI causes a 30-second timeout. If no data is received in 30 seconds, DTR is pulsed low for $233 \text{ ms} \pm 10 \text{ percent}$.

2.2.1.14 Speed Select (SPDS) (Full Duplex Only) – The direction of SPDS is from the LA120. If the operator-selected baud rate is 600 or higher, the LA120 asserts an on condition of SPDS; otherwise, the LA120 holds this circuit in the off condition.

2.2.2 EIA Interface Cables

BC22A and BC22B interface cables are described in the following paragraphs.

2.2.2.1 BC22A-10, -25 – BC22A interface cables come in 10 and 25 foot lengths for hookup between LA120 and computer.* Each end is terminated with a female molded connector. The cable is shielded, contains six conductors, and is wired in a null modem configuration.

2.2.2.2 BC22B-10, -25 – BC22B interface cables come in 10 and 25 foot lengths for hookup between LA120 and modem.† They can also be used for cable extension. Connectors are molded with a male connector at one end and a female at the other end. Cable is shielded and has 14 conductors.

2.2.3 Impedance of Terminator

The terminating impedance of the receiving end of the interface circuits has a dc resistance of not less than 3000 ohms or more than 7000 ohms. When the interface plug is disconnected, interface voltage on the terminator circuits is -2 V to $+2\text{ V}$.

2.2.4 Rise and Fall Times

The circuitry that receives signals from an interface circuit depends only on signal voltage and conforms to RS232-C rise time and fall time. For control interface circuits, the time required for the signal to pass through the transition region (-3 V to $+3\text{ V}$) during a change in state does not exceed $1\text{ }\mu\text{s}$. For the transmitted data circuit, the rise time and fall time do not exceed $16.7\text{ }\mu\text{s}$ through the 6 V range (-3 V to $+3\text{ V}$).

2.2.5 Open Circuit Voltages

The open circuit driver voltage for signal ground on any interface circuit does not exceed -12 V to $+12\text{ V}$. The terminator on an interface circuit is designed to withstand any input signal within a -25 V to $+25\text{ V}$ range. When the terminating impedance is in the proper range (3000 to 7000 ohms) and the terminator open circuit voltage is zero, the potential at the point of interface is not less than -5 V to $+5\text{ V}$ or more than -12 V to $+12\text{ V}$. An open circuit or applied voltage more negative than $+0.6\text{ V}$ will be interpreted the same as a legitimate negative voltage (-3 V to -25 V).

2.3 LA120 SPECIFICATIONS

The LA120 specifications include data on the printer, keyboard, communications, physical aspects, and paper. The data in each of these categories is given in Tables 2-2 through 2-6.

TU 58

RADIAL SERIAL PROTOCOL (RSP)

Podatkovni paket: ulazi command
 podatki data
 končna sporočila end message (INIT
 CONTIN
 XOFF)

FLAG BYTE pove urejeno paketo

- biti 7-5 so rezervirani

01g	00001	DATA
02g	00010	CONTROL (COMMAND)
04g	00100	INIT
10g	01000	BOOTSTRAP
20g	10000	CONTINUE
23g	10011	XOFF

Inicijalizacijska sekvenca:

- set break bit in transmit CSR
- send 2 null characters
- IF transmit ready, remove break bit
- send 2 init characters

AZTOW 2K09
 K07
 K04
 K06
 K09

100	12704	MOV #1000, R4
102	1000	
104	12705	MOV #10, R5
106	10	
110	5000	CLR R0
112	62400	ADD (R4)+, R0
114	103405	BCS (126)
116	5305	DEC R5
120	100374	BPL (112)
122	10024	MOV R0, (R4)+
124	000	HALT
126	5200	INC R0
130	772	BR (116)

R4 = pointer


R5 = stack

R0 = CHECKSUM



LOAD TRAIL

STREAMER



A


45335

PRIM 2 ROM, DA

This boot on e 0

~~774~~ 175004 : 1000/012701
 1002/176500
 1004/012702
 1006/176504
 1010/010100
 1012/005212
 1014/105712
 1016/100376
 1020/006300
 1022/001004
 1024/005012
 1026/005200
 1030/005761
 1032/000002
 1034/042700
 1036/000020
 1040/010062
 1042/000002
 1044/001363
 1046/005003
 1050/105711
 1052/100376
 1054/116123
 1056/000002
 1060/022703
 1062/001000
 1064/101371
 1066/005007


MOV # 176500, R1
 MOV # 176504, R2
 MOV R1, R0
 INC (R2)
 C: TST B (R2)
 BPL C
 ASL (R0)
 BNE B
 CLR (R2)
 INC #
 TST 2(R1)
 B: BIC # 20, R0
 MOV R0, 2(R2)
 BNE C
 D: CLR R3
 TSTB (R1)
 BPL :
 MOVB 2(R1), (R3)+
 CMP # 1000, R3
 BHI D
 CLR PC (4+CT)



Delete / 24 ! of program ↑
 b) prog + ...
 Use self OLCM-W + counter

LOAD TRAWL

STREAMER



A 45335
 B LOAD
 C ON LINE

PRIMI 2 ROMO DA
 VSTAVLS VRTENIS

MERDENJE DOLŽINE INSTRUKCIJ

START	MOV #40000, R2	100	12702
LOOP	MOV #2000, R1	102	40000
ZANKA	SOB R1, ZANKA	104	12701
	SOB R2, LOOP	106	2000
	MOV BELL, @#RBUF	110	77101
	JMP START	112	77204
		114	12737
		116	7
		120	777566
		122	137
		124	100

izvajanje tega programa je 56,6s
 to povečamo tako da zanka skoči na instrukcijo,
 ki jo testiramo.

$$40000_8 = 16384_{10} \quad \frac{16384 \times 1024}{16.777.216}$$

$$2000_8 = 1024_{10}$$

Merimo čas med piskanjem na konzoli.
 Uvelič lo gre ponovno v zanko konzole zapiska

Primer menjanja instrukcije MOV #AAA, @#BBB

```

START    MOV #40000, R2
LOOP     MOV #2000, R1
ZANKA   instrukcija li je tekovno MOV #AAA, @#BBB
        SOB R1, ZANKA
        SOB R2, LOOP
        MOV BELL, @#RBOFF
        JMP START
    
```

100	12702
102	40000
104	12701
106	2000
110	12737
112	100
114	1000
116	77104
120	77207
122	12737
124	7
126	777566
130	137
132	100

to tekovno

to zoolo broj 2 min na 40000 = 160000

$$t(\text{mov} + \text{sob}) \quad t(\text{sob}) \quad = \quad t(\text{mov})$$

$$t_{\text{mov}} = \frac{160000 - 56160}{16777216} \Delta \approx 6,4 \mu\text{s}$$

MUL 70355

12,8 μs

INST. TIME - SEC TIME + DST TIME + EF TIME
(execute + FETCH)

- 1000 12702
- 2 40000
- 4 12701
- 6 2000
- 10 5000 ←
- 12 77102
- 14 77205
- 16 12737

97 rehand

97 - 56,6 = 40.4

102

1000	12702			
2	40000			
4	12701			
6	2000			
1010	32020 ← 32000	30020	33000	
	5000			
	77103			
	77206			
	12737			
	7			
	777566			
1000	137			
	1000			

$$\begin{array}{r} 184 \text{ reh} \\ \underline{97} \\ 87 \end{array}$$

5,186 μs

$$\begin{array}{r} 164 \text{ reh} \\ \underline{97} \\ 67 \end{array}$$

3,99 μs

164 reh

3,99 μs

185 reh

5,2 μs

100 12702

40000

109 12701

2000

35001

30001

110 12700

10

77103

20 = 10
adr

77206

6 = 20

12737

20 = 10

7

777566

137

100

1235

211A

1705

211

- 170

41 : 16 777 216 = 2.45

+ 0.33

2.78

BIT SS DD	INST TIME μs		SOURCE TIME	MODE
3 0 0 0 1	2.8		0	0
3 1 1 0 1	3.7	0.9 μ + 0.4	1.30	1
3 2 7 0 1	4	1.2 μ + 0.6	1.60	2
3 3 7 0 1	5.2	2.4 + 0.6	2.80	3
3 4 7 0 1	4	1.2 + 0.6	1.60	4
3 5 0 0 1	5.25	2.45 + 0.6	2.85	5
3 6 7 0 1	5.6	2.8 + 0.6	3.20	6
3 7 7 0 1	6.6	3.8 + 0.6	4.20	7

BIT SS DD	INST TIME	MS	DST TIM	MODE	CAS PROGRAM Δ INST 123
30001	2.80		0	0	170
30014	3.87	107		1	188
				2	
				3	
				4	
				5	
				6	
				7	

BIS SS DD	INST. TIME	MS	DST TIM	MODE	
50001	2.8μs		0	0	45.4
50011	4.4μs	1.60 ± 0.1	1.75	1	
50021	4.6μs	1.80	1.80	2	
50032	5.9μs	3.1	3.30	3	
50042	4.62μ	1.82	1.92	4	
50052	5.9μ	3.1	3.30	5	
50062	6.2μ	3.4	3.60	6	
50072	7.35μ	4.55	4.70	7	

MOV	INST TIME	INST TIME - 2.40 - 0.3	DST TIME		
010000	2.73	0		0	
010011	3.80	1.4		1	
010021	4.20	1.5		2	
010032	5.00	2.3		3	
010042	4.20	1.5		4	
010052	5.00	2.3		5	
010062	5.40	2.70		6	
010072	6.55	3.85		7	

50
 420
 - 80

EXEC + FETCH + SERVIC + MDO + MSO

MODE

ADD	0	2.4 μ
SUB	010101	2.6 μ
CMP	1	2.4 μ
BIT	1	2.2 μ
BIC	1	2.1 μ
BIS	0 010101	2.36 2.56
XOR	0 010101	2.36 2.56
MOV	0 010101	2.40 2.60

$$\text{SOURCE ADRS TIME} = \frac{\text{CELOTED CAS}}{\text{CAS}} - \left(\frac{0.3}{\text{CAS EXEK}} + \text{SERVIC} + \text{FETCH} + \frac{0.3}{\text{MODE}} + \text{DMO} \right)$$

0.3 0.3 1.3 0.3

Mikronst

	SM	ST	
	0	0	0.00 μ s
DOUBLE OPERAND	1	1	1.3
	2	1	1.6
	3	2	2.8
	4	1	1.6
	5	2	2.85
	6	2	3.20
	7	3	4.20


$$\text{DEST CAS} = \frac{\text{CELOTED CAS}}{\text{CAS}} - \left(\frac{\text{SMO CAS}}{\text{CAS}} + \text{FETCH} + \frac{\text{EXEK CAS}}{\text{CAS}} + \text{SERVIC} + \text{DMO} \right)$$

0.3 1.3 0.48 0.32 0.3


	SM	ST	MOV	
MOD SOP	0	0	0	0
MOD D.O.	1	2	1	1.10
	2	2	2	1.50
	3	3	1	2.30
	4	2	1	1.50
	5	3	1	2.30
	6	3	1	2.70
	7	3	1	3.85

SOP	CYCLE	TIME [μs]
CLR, COM, INC, DEC	1	2.10
ADC, SBC, TST	1	2.30
SWAB, NEG	1	2.31
ROR, ROL, ASR, ASL	2	3.60
MTPS	2	2.40
MFPS	2	

ET S	CYCLE	TIME [μs]
MUL	1	10 μ
DIV	1	5.6 μ
ASH	1	5.0 μ
ASHC	1	5.9 μ



Decodiranje instrukcij za DELTA 16/BS



MERITVE CASOV

STRAN 2

SOURCE ADRES TIME = CELOTENČAS - (ČAS EXEK. + SERVICE + FETCH + MIKROIN MODE SMO + DMO)

INSTR.	MODE	ST MEM CIKLOV	24 MHz	0.3	0.3	1.3	0.3	0.3	[μs]
			27 MHz	0.27	0.27	1.27	0.27	0.27	[μs]

INSTRUKCIJA	SM	ST MEM CIKLOV	t/24 MHz CLOCK [μs]	t/27 MHz CLOCK [μs]
DOP	0	0	0.00	0.00
	1	1	1.30	1.13
	2	1	1.60	1.43
	3	2	2.80	2.63
	4	1	1.60	1.43
	5	2	2.85	2.68
	6	2	3.20	3.03
	7	3	4.20	4.03

DEST. TIME - CELOTENČAS - (ČAS EXEK. + SERVICE + FETCH + SMO + DMO)

24 MHz → 0.48 0.32 1.3 0.3 0.3

INSTRUKCIJA	DM	ST MEM CIKLOV	t/24 MHz CLOCK [μs]	t/27 MHz CLOCK [μs]
MODIFYING	0	0	0	0
SOP in DOP	1	2	1.75	1.58
	2	2	1.90	1.73
	3	3	3.30	3.13
	4	2	1.92	1.75
	5	3	3.30	3.13
	6	3	3.50	3.33
	7	4	4.70	4.53

MERITVE ČASOV

STRAN 2

DEST. TIME		3T	24 MHz	27 MHz
		CLK	CLK [μs]	CLK [μs]
INSTR	MODE	ft. PDM. CÍKLOV	t/24 MHz CLK [μs]	t/27 MHz CLK [μs]
CLR, COM, INC	0	0	0	0
DEC, SBC, ADC	0	0	0	0
MOV	1	1	1.10	0.93
	2	1	1.50	1.33
	3	2	2.30	2.13
	4	1	1.50	1.33
	5	2	2.30	2.13
	6	2	2.70	2.53
	7	3	3.85	3.68

EXECUTE + FETCH + SERU + MDO + MSO

INSTRUKCIJA	MODE	t/24 MHz CLK [μs]	t/27 MHz CLK [μs]
ADD	0	2.4	2.29
SUB	OSTALI	2.6	2.47
CMP		2.4	2.29
BIT		2.1	2.02
BIC		2.1	2.02
BIS	0	2.36	2.25
	OSTALI	2.56	2.45
XOR	0	2.36	2.25
	OSTALI	2.56	2.45
MOV	0	2.40	2.29
	OSTALI	2.60	2.47

ST 24 MHz 27 MHz
 CLK [μs] CLK [μs]

STRAN 3

SOP EXEC TIME

CLR, COM, INC,
 DEC, SBC, ADC,
 TST

1

2.0

1.93

SWAB, NEG

1

2.30

2.20

ROR, ROL, ASR, ASL

1

2.31

2.21

MTFS

2

3.60

3.37

MFPS

2

2.40

2.29

EIS

MUL

1

10

9.13

DIV

1

5.6

5.17

ASM

1

5.0

4.63


ASHC

1

5.9

5.44

in 100ns int
 ADPDT up
 V1000 + 100000000
 2510



simple RC reset circuits are not a practical way of initializing a digital circuit, a couple of inverters, aided by several resistors and a capacitor, can do the trick. To precisely initialize a circuit, a low-level reset pulse must be maintained for a finite time after a system's power supply has attained its nominal value. The time constant of the RC network must be longer than the power

supply's, a large capacitor is used, which often proves undesirable.

The circuit shown in the figure provides a reset pulse only after the power supply has attained its nominal value. What's more, almost any device is shown in the figure, any NOR, or inverter gate.

After power is applied to the circuit and the threshold of inverter 1 is reached, the input, remains 0 until the output of inverter 1 reaches 1. A steady state condition is reached when the output of inverter 1 is 1 and the input of inverter 2 is 2.

When the output of inverter 2 is 3, the input of inverter 3 is 3. When the output of inverter 3 is 4, the input of inverter 4 is 4. When the output of inverter 4 is 5, the input of inverter 5 is 5. When the output of inverter 5 is 6, the input of inverter 6 is 6. When the output of inverter 6 is 7, the input of inverter 7 is 7. When the output of inverter 7 is 8, the input of inverter 8 is 8. When the output of inverter 8 is 9, the input of inverter 9 is 9. When the output of inverter 9 is 10, the input of inverter 10 is 10. When the output of inverter 10 is 11, the input of inverter 11 is 11. When the output of inverter 11 is 12, the input of inverter 12 is 12.

Resistor R₁ and capacitor C determine the time constant of the RC network. The value of R₁ should be long enough to allow the voltage at the input of inverter 1 to reach its threshold. If advanced low-power Schottky inverters are used, the value of R₁ can be as low as 100 Ω.

The value of C should be long enough to allow the voltage at the input of inverter 1 to reach its threshold. If advanced low-power Schottky inverters are used, the value of C can be as low as 100 pF.

The value of R₁ and C should be long enough to allow the voltage at the input of inverter 1 to reach its threshold. If advanced low-power Schottky inverters are used, the value of R₁ and C can be as low as 100 Ω and 100 pF, respectively.

The value of R₁ and C should be long enough to allow the voltage at the input of inverter 1 to reach its threshold. If advanced low-power Schottky inverters are used, the value of R₁ and C can be as low as 100 Ω and 100 pF, respectively.

The value of R₁ and C should be long enough to allow the voltage at the input of inverter 1 to reach its threshold. If advanced low-power Schottky inverters are used, the value of R₁ and C can be as low as 100 Ω and 100 pF, respectively.

The value of R₁ and C should be long enough to allow the voltage at the input of inverter 1 to reach its threshold. If advanced low-power Schottky inverters are used, the value of R₁ and C can be as low as 100 Ω and 100 pF, respectively.

The value of R₁ and C should be long enough to allow the voltage at the input of inverter 1 to reach its threshold. If advanced low-power Schottky inverters are used, the value of R₁ and C can be as low as 100 Ω and 100 pF, respectively.

MICRO INST
ADDRESS NA
VILODU V JERUVEN CPX
2910

AVD 016

TRACE: SINGLE

END a; a=001056

FORMAT: CLK K=↓


POD 4 = HI ADR

POD 3 = LO ADR

POD 2 = A6 - A7

POD 1 = [-]

SYSTEM: 27 8



I 126/3
I 126/2
I 126/1

When simple RC reset circuits are not a practical choice for initializing a digital circuit, a couple of inverting gates, aided by several resistors and a capacitor, can do the trick. To properly initialize a digital circuit, a low-level reset pulse must be maintained for a finite time after a system's power supply has reached a nominal value. Since the time constant of the RC circuit must be longer than the power

supply's, a large timing capacitor may be required, which often proves undesirable.

The TTL gates solve the problem by triggering a reset pulse only after the power supply has reached its nominal value. What's more, although 74LS04 devices are shown in the figure, any spare NAND, NOR, or inverter gates can be used.

After power is applied to the circuit and the input threshold of inverter IC₁ is reached, the chip's output will sink current from the R₃C network. The output of inverter IC₂, which is low because of the high on its input, remains low until the output of the R₃C network reaches the negative-going input threshold of IC₂. A steady state condition is reached when the output of inverter IC₁ is low and the output of inverter IC₂ is high.


The values of resistors R₁ and R₂ determine the value of V_{CC} that will trigger IC₁. In this example, when V_{CC} reaches 4.5 V, 2 V will be applied to the input of IC₁, thus forcing that inverter's output low. Resistor R₃ and capacitor C determine the length of the reset pulse, which should be long enough for the application. If advanced low-power Schottky (ALS series) inverters are used, the value of R₃ must be less than 3 kΩ.

Resistor R₄ provides a current path for small amounts of leakage current that develop into the input of IC₂ or the output of IC₁ during power-up. That resistor also keeps the voltage at the input of IC₂ at approximately the value of V_{CC} until the threshold of IC₁ is reached.

Since the actual gate input threshold voltage, (V_T) is typically less than 2 V, the reset pulse produced by the circuit will begin before V_{CC} reaches 4.5 V. If necessary, R₁ can be replaced by a zener diode (shaded circuit) to increase the value of V_{CC} that will trigger IC₁.

The values shown provide a minimum reset pulse of 100 μs. For other pulse durations, the formulas shown in the figure can be used. Although low-power Schottky (LS series) devices offer satisfactory performance, advanced low-power Schottky (ALS series) devices are recommended for their pnp emitter-follower inputs, which afford a higher input threshold and lower current consumption.




Ed Derzawiec, Bipolar Applications Engineer, Motorola Inc., Bipolar Integrated Circuits Group, 2200 W. Broadway Rd., Mesa, Ariz. 85202.




Two TTL gates, four resistors, and one capacitor provide a low-level reset pulse for digital systems, such as microprocessors. Triggering a reset pulse after the circuit's power supply has attained its nominal value eliminates the need for a large timing capacitor in the RC network. An alternative input circuit (shaded) increases the value of V_{CC} that will trigger inverter IC₁.

- ⊗ RUN
- BR4
- BR5
- BR6
- NPR
- INTR
- SACK
- ⊗ BBSY

BOOT MODUL








MMU

ADDRESS DECODER

	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
E 42/8 (SW1) NOR																					
E 43/8 NAND (110PAGE L)																	
E 51/8 NAND (MAP ADDR L)				
E 26/6 NAND				...																			
E 36/6 AND (C 1/0H)				...																			
E 36/11 AND C 1/0H & U Vol																							
M04	1	7	1	1	1	1	1	1	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X
M05	1	7							0	3	0	0	0	0	0	0	0	0	0	0	0	0	0
M06	1	7			7			5	7	7	7	7	7	7	7	7	7	7	7	7	7	6	6
M07	1	7												5	6	7	7	7	7	7	7	7	7
M08																							
M09																							
M10																							
M11																							
M12																							
M13																							
M14																							
M15																							
M16																							
M17																							
M18																							
M19																							
M20																							
M21																							




MMU



MERITVE na MMU

Moduli so označeni z: A in B. MPX in RUP
 A in B (predelna) RUP

1. menjava	34EPAR	34EMEM	34EMAP	34EHAØ	SISTEM	4LET
MPX A	2X PASS	PC=2722 PREP. RUP = 102741			PADE	4
RUP A						
MPX B	NE	NE			se in druge gre v HALL PO BOOTU	(2)
RUP A	GRE	GRE				
SYSTIME	ne gre	ne gre	✓		SISTEM SE DVIGNE 2 DISK BOO DETA FDZ DVIKNE ON BOOT DETA 3PB	(3)
RUP A						
MPX A						(4)
RUP B						



P1 DATA


MD0	P1/9 - AC1
MD1	P1/8 - AD2
MD2	P1/17 - AD1
MD3	P1/16 - AE2
MD4	P1/20 - AE1
MD5	P1/25 - AF2
MD6	P1/21 - AF1
MD7	P1/13 - AH2
MD8	P1/5 - AH1
MD9	P1/3 - AJ2
MD10	P1/28 - AJ1
MD11	P1/12 - AK2
MD12	P1/37 - AK1
MD13	P1/39 - AL2
MD14	P1/29 - AL1
MD15	P1/24 - AM2
MC0L	P2/4 - BUZ
M BUS PBL	P1/36
M BUS PBL	

P1/2 = MSYN roller
 P1/7 = VCL roller
 P1/32 = SSYN roller
 → AN2 connected for ecc


P2 ADDRESS

MA0L	P2/2	MA01 P1/7
MA1L	P2/AB	MINIT P1/11
MA2L	P2/15	
MA3L	P2/11	
MA4L	P2/7	
MA5L	P2/3	
MA6L	P2/19	
MA7L	P2/ 21 21	
MA8L	P2/ 25 25	
MA9L	P2/ 29 29	
MA10L	P2/ 31 31	
MA11	P2/ 27 27	
MA12	P2/ 17 23	
MA13	P2/ 33 17	
MA14	P2/ 35 33	
MA15	P2/ 37 35	
MA16	P2/ 39 37	
MA17	P2/ 40 39	
MA18	P2/ 38 40	
MA19	P2/ 36 38	
MA20	P2/ 34 36	
MA21	P2/34	



ORIGINAL SYSTEME MPC MODUL



B SSYNH = A




B MMSYN






BMC1L = LOW

BMC1L = HIGH

10	12700
12	100
14	10010 ← DAT1
16	776 ← DAT1








② ce davis c no to nests u zepdi into

DATA

DE



OBZIV
POMNILNIKA




P1/2

<BU> MEM


<BU> MEM

P1/32

<BU> CPU




BUSBYN H



DATI ČASOVNI DIAGRAM

IZMERSENO

3MMSTW



DATO ČASOVNI DIAGRAM

izmerjeno

MEDITVE dne 26.4.85

Program 34EMEMISAN se napokon u spornim
ho ga startova se nakon utovri.

RUN LIGHT OFF

Sistem se druzbe normalno, SAM TBCE NORMALNO

NASTAVITELN ANAUZATORJA

FILENAME: ~~EMEM~~ 100

L 200 in 5 inide 200

202

204

17765210


} 24 μs timeout

portu re SACK

MSYN

SACK

BBBY



to je napokon start ker se pri druzben startu
velikim programom pokreni.

Po LOAD BT L 200 start

10pm reg 157776 051415 177774 005362

Program ~~to~~ trip. 5362 timeout pri testiranju

vepichu 17772100 hop to 4 6 2

4 2562 ←

6 go enable parity action

4 in 2562 ←

2562 4767 ←

2564 2574

5362 32737

5364 40

5366 176

176

← SW REGISTER

5370

5372

5374

check if parity error detection is to be
enabled, branch if not to be enabled

5374

5376

5222 172100

17772100 } 24ms timeout

glej FILENAME 200

L 176 40000

LOOP ON SUBTEST

L 200 S


Program teče v
zanki, kar se izvede
timeout v primeru da se PARITY reg.
ne javi.

100	12706	LOAD SP
102	500	LOAD PARITY REGISTER
104	12737	
106	1	
110	172100	
112	774	
4	100	PC
6	340	PSW



TRAP 5000

če je trap v področju trap vektorjev potem
R6 vsebuje zadnjo lokacijo predno je procesor
padel v TRAP. NA TO lokacijo se nastavi
log. analizator

ČEJE SO DO STEVILA VHODOV V HIGH JE ODD IZKLOD V L



KO SE PODATAK VPISUJE V SPOMINSKI REGISTER (PAROV ZA TESTIRANJE)



Paritetna logika na MPC plošči

120 ns

X

E13/3

E13/1

PARERRH

E12/5

E12/4

E13/8

E12/8

E12/9

X



7256

177777

PARITY ERRE NA ADR. 7256 177777
PODPATEK JE PRAVILEN, PARITETNI BITI SO NAPACNI

SISTEM IZPISE
EXE PARITY ERRORE
KER JE NA DOLOČENIH
LOKACIJAH NAPACNA
PARITETA (PODATKI SO
SICER PRAVILNI, ZATO SISTEM
DELUJE ČE ODSTRANIMO
M BUS PB L SIGNAL.)

! POTREBNO JE PREVERITI
ČE MODUL V REDU
GENERIRA PARITETNE BITE!
PA VPIŠE V POMOČNIK
AL INŠO REŠEVA



MOV # 570, R0

12700

570 ← odredi na katera se upisuje data

MOV # 17777, R2

12702

17777 ← data, ki se upisuje na oddr ↑

MOV R2, (R0)

10210

MOV V(R0), R4

11004

} upisane na oddre, in
čisto v register.

BR

775

Opazovanje DAT1, DAT0 cikle

ADR


DATA

PARITY

DATA

Δ OK

BMC 1L




SNEMANO NA MPC MODULU

11
00

100n

PARITNO →




ČE JE WP DOBER MOGA
SIGNAL IZLEDATI TAKO

11

BT2

MEM BACKPL



BT2 NA MEM BACKPLANE

KABLI NA P1 IN P2 NISO BILI OZEMLJENI!

MOV # 570, R0 12700

570 ← adresa na loketu u opiruje dato

MOV # 17777, R2 12702

17777 ← dato, ki u opiruje na odr ↑

MOV R2, (R0) 10210

MOV V (R0), R4 11004


BR 775

} upire na adresu, in
čito v register.

Operovanje DATI, DATO cikla

ADR	DATA	PARITY	DATA	ΔOK
1010	000000			
1010	010210			
0	0			
570	177777	00000000	11111111	
570	0	10000000	10000000	
1012	0			
1012	011004			
570	0			
570	0			
570	177777	①11111111	①11111111	
1014	0			
1014	0			
1014	775			
0	0			
0	0			

← (BLS)



BOOT TEST SE NE IZVEDE

NO	R4	SP	PC
0	173420	165212	165650

to lokacija u ne izvede ne
zoduje lokacija, tu je izvedla
je bila 165646, to lokalo
uporabimo za pozicije analiticki

NA TEST LOKACIJI JE 544

Analizator programirano z


x...x x0x...

SACK

Procesor se ustvari ker je SACK stolno u LOW glij timing

z analize troca u vgotovimo:

Prekinjena je bila poverava BAO



TRACE

165564	12705	MOV #165006, R5
165566	165006	
165570	12702	MOV #500, R2
165572	500	
165574	11503	MOV (R5), R3
165006	177777	
165576	5012	CLR (R2)
500	0	
165600	112512	MOVB (R5)+, (R2)
165006	100377	
500	177777	
165602	5202	INC R2
165604	112512	MOVB (R5)+, (R2)
165007	177777	
501	177777	
165606	5302	DEC R2
165610	23512	COMP @ (R5)+, (R2)
165006	177777	
500	177400	← tu bi moralo biti some uncl
165612	4015	BNE (Z=0)
165646	000000	HALT

Instalovane SAM-0 iz TRAKU

```
>INS $BRU
>BRU /MOU/NOINI /VER
FROM: MT:
TO: DR:
BRU - STARTING TAPE 1 ON MTO:

BRU - END OF TAPE 1 ON MTO:

BRU - COMPLETED
```

> SET VIC [2,300]

> @ SAM

Uslomo pa s

[CIR] e

nce > ABO AT.

EKVIVALENTNA INTEGRIRANA SVEZJA

DEC 8640	DS 8640	NATIONAL
DEC 8641	DS 8641	—
DEC 8837	DS 8837	—
DEC 8881	96101	FAIRCHILD

DELTA 800 CPU

Vpínavonje konstante v SPM

- 1) HEX konzola priključena na J1 konektor
- 2) PAV 580 relevenca

BYTE SWAB SIVO-ROZ

REG	ADDRESS	DATA
K1-5 REG CLK H	E7/16	E112/11
K2-4 SP WRITE L	E7/15	E219/6
K1-1 OUTPUT STORE L	E7/13	E54/8
K1-10 ENAB GR L	E7/12	E58/8

F E 0 0 1 B (HALT)


invertovano preko buff

0 1 F F E 0 (HALT)

* manjka upor E251, ki je na položju CX LEVO (označbo CX je odneč)

B REG, BX REG

REG	ADDRESS	DATA	FUNCTION
K2-8 BMODE \emptyset L	E3/9	E219/8	BELO RUMENA
K2-8 BMODE \emptyset 1L	E3/10	E219/4	RUMENO RJAVO
K1-5 PROC CLK L	E3/11	E112/6	STRB
K1-10 SHIFT IN BH	E4/2, E3/7	E74/7	MODRO RDEČA
K2-8 BX MODE \emptyset L	E4/9	E196/4	
K2-8 BX MODE \emptyset 1L	E4/10	E196/3	
K1-10 SHIFT IN BX H	E4/7	E74/9	



* E71 pin 15 ni na gnd

*

K1-5 REG CLK L 12VOR

K2-8 AUX CONTROL = H

SSMUX $\phi\phi - \phi\phi$ NA PZVC

CLK E11

K1-10 LOAD PSW LOW L

SSMUX $\phi\phi - \phi\phi$ NA PSW $\phi\phi - \phi\phi$



SSMUX $\phi\phi$ VPIS TBIT


K2-9 FORCE KERNEL (1) H = L

MUX SSMUX 13, 12

K1-3 LOAD PSW H

VPIS 13, 12 14, 15





→ SPN	ADRESA		✓ K2-8 DISABLE UPPER BYTE H	E195/12 = LOW
✓ SPA0	E163/9	ROMENO-ZEL	K1-5 REG CLK H	E112/11
✓ SPA1	E163/7	BELO-ROVA	K2-4 SP WRITE L	E213/6
✓ SPA2	E164/9	BELO-ZELBY	K1-10 GEN REG L	E86/9
✓ SPA3	E164/7	ROVA-ZEL	PREVENI TAP 30 (more bit v HIGH)	

PREVENI K1-10 GENREG SR L E58/8 (=Low)

CLOCK 12 PLOŠČE VZAMEMO E71 (74S157) in E112 74S37

→ VPIS V VBA REG

LOAD VBA PIN E71/7

→ VPIS V PAR

J3 PIN 23 = WE

J3 PIN 25 = REG CLK

- ✓ J3/19 = MSB - BELO RUMENA
- ✓ J3/13 - RUMENO ROVA
- ✓ J3/17 - MODRO PDECH
- ✓ J3/15 - SIVO ROVA

→ BA REG MUX

K1-5 LOAD BAR E71/9

E195/9 → LOW
E103/ → ODSTRANITI

85568

OD \overline{WE} CLK \overline{OS}

12K05

0	X	X	0	OUTPUT STORE	dato iz zadnje adresir. lokac.
X	0	\square	X	WRITE	adrisna od OD na \overline{OS}
0	X	X	1	READ DATA	podatke slusajme na adresi
1	X	X	0	OUTPUT STORE	} high impedance
1	X	X	1	OUTPUT DISABLE	

ADDRESS	VPIS V SPM	VPIS	SPM	PDR LOAD	BA	VPISU PDR
0	E1A2/11 (REC CLK)	1	0 0 M 1 1	0 0 1 1 1	1	0 1 1
1	E29/6 SPN/11	1	1 0 0 1 1	1 1 1 1 1	1	1 1 1
2	E71/7 (LOK VBA)	0	0 0 0 0 M	1 1 1 1 1	1	1 1 1
3	73/23 \overline{WE}	1	1 1 1 1 1 1	1 0 0 1 1	1	1 1 1
4	\overline{OS}	1	0 1 1			1 1 $\#$
5	BA REC MUX EM/D	1	1 1 1 1 1 1	1 1 1 1 1	0	0 0 0
			0 1 2 3 4 5	6 7 8 9	10	

6	LOAD PDR HIGH L	0 0	0 0 0 1
7	LOAD PDR LOW L	0 0	0 0 0 1

				TIP
✓ 23-110 A1	DOP EIS ROM	E206	32X8	
✓ 23-349 A9	DOP	E205	512X4	
✓ 23-172 A2	DOP	E204	256X4	
✓ 23-A22 A2	BRANCH	E203	256X4	
✓ 23-173 A2	SOP	E207	256X4	
✓ 23-174 A2	SOP	E208	256X4	
✓ 23-162 A2		E194	256X4	
✓ 23-175 A2		E193	256X4	
✓ 23-176 A2		E192	256X4	

INSTRUKCIJSKI DEKODER

ROM 349A9 (12x4)	172 A2 (256x4)		PIN
A0 IR 12	IR 12	1	5
A1 DMØ H	DMØ H	0	6
A2 SMØ H	SMØ H	0	7
A3 IR DECODE H	IR DECODE (1) H	X	4
A4 BUT DEIT L	BUT DEIT L	1	3
A5 IR 14	IR 14	0	2
A6 IR 15	IR 15	0	1
A7 IR 13	IR 13	0	15
A8 FP ATTACHED		1	14
D1 IR CODE 00	X X K2-6 SRC H		12
D2 MPC Ø5L	0 / K2-6 MOV L		11
D3 MPC Ø6L	1 Ø MPC Ø3L		10
D4 K2-7 MPC Ø7L	1 Ø MPC Ø4L		9
	C 2		
	D 3		

TBC MODUL JE INAVUČE POKRYT V KRAJNÍM VÝVOJĚ V ROCE MIHOVCU (1974)


TIP INSTR.
PRIMER HEX

	IR CODE 001	MPC 09	MPC 08	MPC 07	MPC 06	MPC 05	MPC 04	MPC 03	MPC 02	MPC 01	MPC 00	
MOV (SMØ*DMØ)	1	11	0	11	10	110	110	110	110	110	110	← PROM BREZ OZNAKE V ISTI VREČKI
1001 (MOV)	1	11	0	11	10	110	110	110	110	110	110	← 172A2 ORIGINAL
DOP (MOV+SUB) MOD (SMØ*DMØ)	1	11	1	0	0	111	110	110	110	110	110	
4001 (BIS)	1	11	1	0	0	111	110	110	110	110	110	← 172A2
SUB (SMØ*DMØ)	1	11	1	0	1	10	110	110	110	110	110	
E20A (SUB)	1	11	1	0	1	10	110	110	110	110	110	← 172A2
DOP (SMØ*DMØ)	1	11	0	1	0	111	110	110	110	110	110	
E001 (SUB)	1	11	0	1	0	111	110	110	110	110	110	← 172A2
LEGAL	1	11	1	1	1	111	110	000	000	000	000	
FFFE	1	11	1	1	1	111	110	110	110	110	110	← 172A2
DOP NON MOD MØ*DMØ (CMP, BIT)	1	11	0	1	0	00	00	110	110	110	110	
3001 (CMP)	1	11	0	1	0	00	00	110	110	110	110	← 172A2

n knjigi je tu Ø

SNEMANJE MIKROPROGRAMA POWER UP SEQUENCA

E220/1 = CLR a=1 ✓




RUP MODUL

TEST 1 9RE OK.

TEST 2: 165054 12702
 165056 165000
 165002 165000
 107776
 56736
 165004

me pr wo
 moolidys intr. →

PARITY ERROR LOGIKA



PREJEL MPC MODUL. 13. 8. 85

GRABEC ISOR

1-1) MB

(062) 25127

~~Podoljševni kabel za vrbus
 IVANUŠ 25. 9. 85~~

Signature

TBC MODUL JE IVANUŠ DOSTAVIL V KRANJ
 V ROKE MIHOVCU (njf proizvajajo) ZACETER
 NOVEMBRA

DELTA 800 CPU KONEKTOR J21 J2-2

	CRIPA 2	RUMENI 4
1 A		CRIPA 2
2 B		WRAPA 1
3 C		ZEBRA 1
4 D		RDECH 1
5 E		MODPA 1
6 F		ORNA2 1
7 H		VIBULIC 1
8 J		
9 K		
10 L		
11 M		
12 N		

POSODIL WRAP ROONI BIZJAK M. dn. 5.12.85
 <Urnyemo>

ANALIZATOR DAS 4100 + ~~5 SOND~~ 4 (stiri) SONDE
 <Urnyemo>

PROM F8040 tip 256 X 4
 8 korijev po 25 elementov
 Prevel 6.12.1986
 MENANT JERNES
 [Signature]

V RAKE MIKROVU (na programiraj) 3K5E7EY
 TBC MODUL DE INANU2 DOCTANIL V KRANU
 10.12.1985

24. 12. 87

DOCUMENT DIRECTORY

1 kus

TEST LIBRARY PROGRAMMING

1 -^s-

SYSTEM OPERATION

1 -^s-

TEST SET PREPARATION

1 -^s-

TEST FIXTURE KIT

1 -^s-

TEST PROGRAMMING

1 -^s-

SYSTEM MANAGER'S GUIDE

1 -^s-

INSTRUCTION MANUAL

1 -^s-

PRETEL: DEMBAZ JANEZ

OB. E. KZANJ

TANJAN J.

za *Strojary*

Prezel sem dokumentacijo dne 30. 09. 87

- Načrt CPU D800
- kopije filma za ploščo
- Tabele ROM-ov
- seznam elementov.

Naučil sem se debugirati modul z analizatorjem.
Tečaj sem končal 27. 09. 87

Dušan J. Jovan

BS 16 SPISER MATERIALA

745 260	20X
855 68	3X
5 244	20X
LS 00	20X
Am 2904	3X
Am 2841	8X
UMC2147	40X + 20 + 20 + 20 + 20 + 20 + 20 + 20 + 22
S 472	10X
S 253	6X
Am 2918	20X
25LS252	8X
DM 745 253	25X
2907	4X + 7X + 42
74LS08	14X
74LS32	9
LS 298	10
LS 243	10
DM 875181	16
6381	17
FC 93419PC	9
S 74	8
LS 175	10
S 157	7
6305	3
29841	10
S 257	10
S 240	7
LS 02	10
LS 87	10
LS 132	10

S 139	10x
LS 11	2x
S 240	3x
LS 10	10x
S 251	10x
S 04	15x
Am 29803	10x
LS 73	12x
H 01	1x
S 174	1x
LS 86	2x
LS 257	10x
2901	8x + 1 + 18
2909	10x
2716	4x
2904	9x 17x
2901	14
MC 6808	9x
2532	2x
Am 2841	10x + 2
SS M5517	30 15x + 15
6850	12x
MC 145107	4x
745200	20x
MMI 6349	3x
2923	10x
2804 2516	1x + 5x
74LS02	3x
29116	1x
74504	
LS 266	17x
Am 2911	20x

2914	8x + 1
2902	7x
74LS374	10x
29103	4x + 2
2910	2x
2904	1x
74LS374	6x
LS253	15x
LS273	8x
PAL 16L2	3x
16H2	1x
WW AUGAT QUAD	1x
AM 2920	1x

proced

[Handwritten signature]

Pedal:

[Handwritten signature]

28B1
 32H
 4
 3
 2
 1

 46
 1E
 1C
 1B
 3C
 0033
 B
 B
 8
 5
 4
 0333
 0332
 032F
 (41C1)
 D
 B
032A
 4
 3
 2
 28B1
 28B0
 28B0
 28B9
 28B7

Values to represent notes as shown

get data type code
 ← RAM? 41D1

A6D2

